1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License, Version 1.0 only
* (the "License"). You may not use this file except in compliance
* with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/* Copyright (c) 1984, 1986, 1987, 1988, 1989 AT&T */
/* All Rights Reserved */
#ifndef _SYS_TERMIOX_H
#define _SYS_TERMIOX_H
#pragma ident "%Z%%M% %I% %E% SMI" /* SVr4.0 1.4 */
#ifdef __cplusplus
extern "C" {
#endif
/* This structure provides an extended terminal interface. */
/* Features of this interface are optional and may not be */
/* implemented on all machines. */
#define NFF 5
/* hardware flow control modes */
#define RTSXOFF 0000001 /* Enable RTS hardware flow control on input */
#define CTSXON 0000002 /* Enable CTS hardware flow control on output */
#define DTRXOFF 0000004 /* Enable DTR hardware flow control on input */
#define CDXON 0000010 /* Enable CD hardware flow control on output */
#define ISXOFF 0000020 /* Enable isochronous hardware flow control on input */
/* clock modes */
#define XMTCLK 0000007 /* Transmit Clock Source: */
#define XCIBRG 0000000 /* Get transmit clock from */
/* internal baud rate generator */
#define XCTSET 0000001 /* Get transmit clock from */
/* transmitter signal element */
/* timing (DCE source) lead, */
/* CCITT V.24 circuit 114, */
/* EIA-232-D pin 15 */
#define XCRSET 0000002 /* Get transmit clock from */
/* receiver signal element */
/* timing (DCE source) lead, */
/* CCITT V.24 circuit 115, */
/* EIA-232-D pin 17 */
#define RCVCLK 0000070 /* Receive Clock Source: */
#define RCIBRG 0000000 /* get receive clock from internal */
/* baud rate generator */
#define RCTSET 0000010 /* Get receive clock from */
/* transmitter signal element */
/* timing (DCE source) lead, */
/* CCITT V.24 circuit 114, */
/* EIA-232-D pin 15 */
#define RCRSET 0000020 /* Get receive clock from */
/* receiver signal element */
/* timing (DCE source) lead, */
/* CCITT V.24 circuit 115, */
/* EIA-232-D pin 17 */
#define TSETCLK 0000700 /* Transmitter Signal Element */
/* timing (DTE source) lead, */
/* CCITT V.24 circuit 113, */
/* EIA-232-D pin 24, clock source: */
#define TSETCOFF 0000000 /* TSET clock not provided */
#define TSETCRBRG 0000100 /* Output receive baud rate generator */
/* on circuit 113 */
#define TSETCTBRG 0000200 /* Output transmit baud rate generator */
/* on circuit 113 */
#define TSETCTSET 0000300 /* Output transmitter signal element */
/* timing (DCE source) on circuit 113 */
#define TSETCRSET 0000400 /* Output receiver signal element */
/* timing (DCE source) on circuit 113 */
#define RSETCLK 0007000 /* Receiver Signal Element */
/* timing (DTE source) lead, */
/* CCITT V.24 circuit 128, */
/* no EIA-232-D pin, clock source: */
#define RSETCOFF 0000000 /* RSET clock not provided */
#define RSETCRBRG 0001000 /* Output receive baud rate generator */
/* on circuit 128 */
#define RSETCTBRG 0002000 /* Output transmit baud rate generator */
/* on circuit 128 */
#define RSETCTSET 0003000 /* Output transmitter signal element */
/* timing (DCE source) on circuit 128 */
#define RSETCRSET 0004000 /* Output receiver signal element */
/* timing (DCE source) on circuit 128 */
struct termiox {
unsigned short x_hflag; /* hardware flow control modes */
unsigned short x_cflag; /* clock modes */
unsigned short x_rflag[NFF]; /* reserved modes */
unsigned short x_sflag; /* spare modes */
};
#define XIOC ('X'<<8)
#define TCGETX (XIOC|1)
#define TCSETX (XIOC|2)
#define TCSETXW (XIOC|3)
#define TCSETXF (XIOC|4)
#ifdef __cplusplus
}
#endif
#endif /* _SYS_TERMIOX_H */
|
