1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License (the "License").
* You may not use this file except in compliance with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright 2007 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
*/
#ifndef _SYS_MMU_H
#define _SYS_MMU_H
#pragma ident "%Z%%M% %I% %E% SMI"
#ifdef __cplusplus
extern "C" {
#endif
#ifndef _ASM
#include <sys/types.h>
#endif
#include <sys/hypervisor_api.h>
/*
* Definitions for the SOFT MMU
*/
#define FAST_IMMU_MISS_TT 0x64
#define FAST_DMMU_MISS_TT 0x68
#define FAST_PROT_TT 0x6c
/*
* Constants defining alternate spaces
* and register layouts within them,
* and a few other interesting assembly constants.
*/
/*
* vaddr offsets of various registers
*/
#define MMU_PCONTEXT 0x08 /* primary context number */
#define MMU_SCONTEXT 0x10 /* secondary context number */
/*
* Pseudo Synchronous Fault Status Register Layout
*
* IMMU and DMMU maintain their own pseudo SFSR Register
*
* +------------------------------------------------+
* | Reserved | Context | FT |
* +----------------------|-------------------------+
* 63 32 31 16 15 0
*
*/
#define SFSR_FT 0x0000FFFF /* fault type mask */
#define SFSR_CTX 0xFFFF0000 /* fault context mask */
/*
* Definition of FT (Fault Type) bit field of sfsr.
*/
#define FT_NONE 0x00
#define FT_PRIV MMFSA_F_PRIV /* privilege violation */
#define FT_SPEC_LD MMFSA_F_SOPG /* speculative ld to e page */
#define FT_ATOMIC_NC MMFSA_F_NCATM /* atomic to nc page */
#define FT_ILL_ALT MMFSA_F_INVASI /* illegal lda/sta */
#define FT_NFO MMFSA_F_NFO /* normal access to nfo page */
#define FT_RANGE MMFSA_F_INVVA /* dmmu or immu address out of range */
#define FT_NEW_FMISS MMFSA_F_FMISS /* fast miss */
#define FT_NEW_FPROT MMFSA_F_FPROT /* fast protection */
#define FT_NEW_MISS MMFSA_F_MISS /* mmu miss */
#define FT_NEW_INVRA MMFSA_F_INVRA /* invalid RA */
#define FT_NEW_PROT MMFSA_F_PROT /* protection violation */
#define FT_NEW_PRVACT MMFSA_F_PRVACT /* privileged action */
#define FT_NEW_WPT MMFSA_F_WPT /* watchpoint hit */
#define FT_NEW_UNALIGN MMFSA_F_UNALIGN /* unaligned access */
#define FT_NEW_INVPGSZ MMFSA_F_INVPGSZ /* invalid page size */
#define SFSR_FT_SHIFT 0 /* amt. to shift right to get flt type */
#define SFSR_CTX_SHIFT 16 /* to shift right to get context */
#define X_FAULT_TYPE(x) (((x) & SFSR_FT) >> SFSR_FT_SHIFT)
#define X_FAULT_CTX(x) (((x) & SFSR_CTX) >> SFSR_CTX_SHIFT)
/*
* MMU TAG TARGET register Layout
*
* +---------------+------+-------------------------+
* | context | -- | virtual address [63:22] |
* +---------------+------+-------------------------+
* 63 48 47 42 41 0
*
* Some sun4v processors only use a 13-bit context ID, so bits 61-63 will be
* zero in that case. This layout allows us to use the same code for any sun4v
* processors, whether they support 13 bit or 16 bit context IDs (or something
* in between).
*/
#define TTARGET_CTX_SHIFT 48
#define TTARGET_VA_SHIFT 22
/*
* Pseudo MMU TAG ACCESS register Layout
*
* +-------------------------+------------------+
* | virtual address [63:13] | 0 | type |
* +-------------------------+------------------+
* 63 13 12 2 1 0
*
* 16-bit context IDs don't fit into the 13 bit field as they did on sun4u,
* so we use a context type, 0 = kernel context, 1 = invalid context,
* 2 = user context.
*/
#define TAGACC_CTX_MASK 0x1FFF
#define TAGACC_SHIFT 13
#define TAGACC_VADDR_MASK (~TAGACC_CTX_MASK)
#define TAGACC_CTX_LSHIFT (64 - TAGACC_SHIFT)
/*
* MMU PRIMARY/SECONDARY CONTEXT register
*/
#define CTXREG_CTX_MASK 0xFFFF
/*
* The kernel always runs in KCONTEXT, and no user mappings
* are ever valid in it (so any user access pagefaults).
*/
#define KCONTEXT 0
/*
* FLUSH_ADDR is used in the flush instruction to guarantee stores to mmu
* registers complete. It is selected so it won't miss in the tlb.
*/
#define FLUSH_ADDR (KERNELBASE + 2 * MMU_PAGESIZE4M)
#define MAX_NCTXS_BITS 16 /* sun4v max. contexts bits */
#define MIN_NCTXS_BITS 2
#define MAX_NCTXS (1ull << MAX_NCTXS_BITS)
#ifdef __cplusplus
}
#endif
#endif /* _SYS_MMU_H */
|
