summaryrefslogtreecommitdiff
path: root/cad/verilog-current/patches
diff options
context:
space:
mode:
authordmcmahill <dmcmahill@pkgsrc.org>2000-03-25 21:09:16 +0000
committerdmcmahill <dmcmahill@pkgsrc.org>2000-03-25 21:09:16 +0000
commiteb6957f23250b9cfacd72de9a5e37f9231820825 (patch)
tree9ae2d8a6daeb8a912d1179528bde5f3702a96bf0 /cad/verilog-current/patches
parenta9432e7ef01c73fa5e91b15b5f01f4483f4a0718 (diff)
downloadpkgsrc-eb6957f23250b9cfacd72de9a5e37f9231820825.tar.gz
Update to verilog-current-20000318.
Notable changes since the last pkg are (from the snapshot announcement): Parameters are complete. What this means is that I finally got around to supporting defparam, and while I was at it I rewrote the entire parameter handling and added the parameter support included in 1364-2000. I have rewritten major portions of the VVM backend. The vvm_nexus class has been introduced to the fray, and all the device implementations in the VVM library now use the nexus to drive and receive values. An advantage of this scheme is that the t-vvm backend code (in ivl proper) is simpler, and so is the generated C++ code. I also removed most of the template classes. This proved to be a huge compile-time benefit (though compiling twice as fast really only matters for large programs) and it doesn't seem likely to hurt run-time performance. A few remain, either because they seemed harmless (the N-wide logic gates) or I couldn't yet figure out a good way to replace them (vvm_bitset_t). A side benefit of this is that the vvm library may now be a modeling library that ordinary humans can use to write their models in C++. This may provide the unexpected benefit of heading me towards incremental compilation of designs. So who was it who was beating me over the head asking for that?-) I also fixed a few minor problems with the preprocessor. Those of you who reported problems with `includes and `defines should check this out.
Diffstat (limited to 'cad/verilog-current/patches')
-rw-r--r--cad/verilog-current/patches/patch-ad8
1 files changed, 4 insertions, 4 deletions
diff --git a/cad/verilog-current/patches/patch-ad b/cad/verilog-current/patches/patch-ad
index 8d97631011f..77c1159fc4b 100644
--- a/cad/verilog-current/patches/patch-ad
+++ b/cad/verilog-current/patches/patch-ad
@@ -1,11 +1,11 @@
-$NetBSD: patch-ad,v 1.2 2000/03/07 20:36:53 dmcmahill Exp $
+$NetBSD: patch-ad,v 1.3 2000/03/25 21:09:16 dmcmahill Exp $
don't use -O2 on parse.cc because of compiler bugs on sparc and pmax
(maybe others).
---- Makefile.in.orig Sat Feb 5 01:40:35 2000
-+++ Makefile.in Tue Mar 7 12:38:25 2000
-@@ -111,4 +111,6 @@
+--- Makefile.in.orig Thu Mar 16 14:03:03 2000
++++ Makefile.in Sat Mar 25 15:10:16 2000
+@@ -112,4 +112,6 @@
parse.o dep/parse.d: parse.cc
+ $(CXX) -MD -c -I. $(CPPFLAGS) $<