summaryrefslogtreecommitdiff
path: root/cad
diff options
context:
space:
mode:
authordrochner <drochner@pkgsrc.org>2006-05-04 16:58:05 +0000
committerdrochner <drochner@pkgsrc.org>2006-05-04 16:58:05 +0000
commit4565c457e6932dc5127146c65e552dd80769fb25 (patch)
tree9638c148fc99728bfb25d4ddcfc812d6aa3337c4 /cad
parent60ae9a38c446811774355e3feffa94933c3b51f3 (diff)
downloadpkgsrc-4565c457e6932dc5127146c65e552dd80769fb25.tar.gz
update MyHDL to 0.5.1
There is no usable changelog; I've found one real bug closed in the tracker: A verilog '>>>' is generated as appropriate for signed numbers.
Diffstat (limited to 'cad')
-rw-r--r--cad/MyHDL-gplcver/Makefile6
-rw-r--r--cad/MyHDL-gplcver/distinfo10
-rw-r--r--cad/MyHDL-gplcver/patches/patch-aa6
-rw-r--r--cad/MyHDL-iverilog/Makefile6
-rw-r--r--cad/MyHDL-iverilog/distinfo8
-rw-r--r--cad/py-MyHDL/Makefile6
-rw-r--r--cad/py-MyHDL/PLIST5
-rw-r--r--cad/py-MyHDL/distinfo8
8 files changed, 26 insertions, 29 deletions
diff --git a/cad/MyHDL-gplcver/Makefile b/cad/MyHDL-gplcver/Makefile
index 627041a7023..53b460f9430 100644
--- a/cad/MyHDL-gplcver/Makefile
+++ b/cad/MyHDL-gplcver/Makefile
@@ -1,8 +1,8 @@
-# $NetBSD: Makefile,v 1.2 2006/03/04 21:29:01 jlam Exp $
+# $NetBSD: Makefile,v 1.3 2006/05/04 16:58:05 drochner Exp $
#
-DISTNAME= myhdl-0.5
-PKGNAME= MyHDL-gplcver-0.5
+DISTNAME= myhdl-0.5.1
+PKGNAME= MyHDL-gplcver-0.5.1
CATEGORIES= cad python
MASTER_SITES= ${MASTER_SITE_SOURCEFORGE:=myhdl/}
diff --git a/cad/MyHDL-gplcver/distinfo b/cad/MyHDL-gplcver/distinfo
index 3b2d408e64c..c4e2e9bf3d5 100644
--- a/cad/MyHDL-gplcver/distinfo
+++ b/cad/MyHDL-gplcver/distinfo
@@ -1,6 +1,6 @@
-$NetBSD: distinfo,v 1.1.1.1 2006/02/10 16:40:02 drochner Exp $
+$NetBSD: distinfo,v 1.2 2006/05/04 16:58:05 drochner Exp $
-SHA1 (myhdl-0.5.tar.gz) = c97517d7b70d6e4a56f6a2576baa685d53c394d3
-RMD160 (myhdl-0.5.tar.gz) = 2cbc89c5c2bd61a636b64bf5654471900f940ffc
-Size (myhdl-0.5.tar.gz) = 759071 bytes
-SHA1 (patch-aa) = bb11bc3fed7b77c9b50108e92e65c972734a43fd
+SHA1 (myhdl-0.5.1.tar.gz) = 4c98248be79ebb1a2c5de78aefd6c55c0675e47d
+RMD160 (myhdl-0.5.1.tar.gz) = 9802663d82c86098694d34783b7352e6f5435b20
+Size (myhdl-0.5.1.tar.gz) = 768479 bytes
+SHA1 (patch-aa) = e63d26084019989579a9bc799e35e16e9bd75b76
diff --git a/cad/MyHDL-gplcver/patches/patch-aa b/cad/MyHDL-gplcver/patches/patch-aa
index 98dfedc68da..6d0b09a3002 100644
--- a/cad/MyHDL-gplcver/patches/patch-aa
+++ b/cad/MyHDL-gplcver/patches/patch-aa
@@ -1,12 +1,12 @@
-$NetBSD: patch-aa,v 1.1.1.1 2006/02/10 16:40:02 drochner Exp $
+$NetBSD: patch-aa,v 1.2 2006/05/04 16:58:05 drochner Exp $
---- cosimulation/cver/makefile.lnx.orig 2006-02-10 17:20:16.000000000 +0100
+--- cosimulation/cver/makefile.lnx.orig 2006-04-27 12:25:40.000000000 +0200
+++ cosimulation/cver/makefile.lnx
@@ -2,7 +2,7 @@
WARNS=-Wall
# change this path to point to the pli include files directory for cver
--INCS=-I$(HOME)/gplcver-2.11a.src/pli_incs
+-INCS=-I$(HOME)/tools/gplcver-2.11a.src/pli_incs
+INCS=-I$(LOCALBASE)/lib/gplcver/pli_incs
# maybe want -O<something> and/or -g
CFLAGS= -fPIC -Wall -g $(INCS)
diff --git a/cad/MyHDL-iverilog/Makefile b/cad/MyHDL-iverilog/Makefile
index c41502dd88d..c2397496707 100644
--- a/cad/MyHDL-iverilog/Makefile
+++ b/cad/MyHDL-iverilog/Makefile
@@ -1,8 +1,8 @@
-# $NetBSD: Makefile,v 1.2 2006/03/04 21:29:01 jlam Exp $
+# $NetBSD: Makefile,v 1.3 2006/05/04 16:58:05 drochner Exp $
#
-DISTNAME= myhdl-0.5
-PKGNAME= MyHDL-iverilog-0.5
+DISTNAME= myhdl-0.5.1
+PKGNAME= MyHDL-iverilog-0.5.1
CATEGORIES= cad python
MASTER_SITES= ${MASTER_SITE_SOURCEFORGE:=myhdl/}
diff --git a/cad/MyHDL-iverilog/distinfo b/cad/MyHDL-iverilog/distinfo
index 5e25e7dc1e5..29fca64f078 100644
--- a/cad/MyHDL-iverilog/distinfo
+++ b/cad/MyHDL-iverilog/distinfo
@@ -1,5 +1,5 @@
-$NetBSD: distinfo,v 1.1.1.1 2006/02/10 17:05:03 drochner Exp $
+$NetBSD: distinfo,v 1.2 2006/05/04 16:58:05 drochner Exp $
-SHA1 (myhdl-0.5.tar.gz) = c97517d7b70d6e4a56f6a2576baa685d53c394d3
-RMD160 (myhdl-0.5.tar.gz) = 2cbc89c5c2bd61a636b64bf5654471900f940ffc
-Size (myhdl-0.5.tar.gz) = 759071 bytes
+SHA1 (myhdl-0.5.1.tar.gz) = 4c98248be79ebb1a2c5de78aefd6c55c0675e47d
+RMD160 (myhdl-0.5.1.tar.gz) = 9802663d82c86098694d34783b7352e6f5435b20
+Size (myhdl-0.5.1.tar.gz) = 768479 bytes
diff --git a/cad/py-MyHDL/Makefile b/cad/py-MyHDL/Makefile
index 76e35f98c71..346aa54c1df 100644
--- a/cad/py-MyHDL/Makefile
+++ b/cad/py-MyHDL/Makefile
@@ -1,8 +1,8 @@
-# $NetBSD: Makefile,v 1.12 2006/03/04 21:29:02 jlam Exp $
+# $NetBSD: Makefile,v 1.13 2006/05/04 16:58:05 drochner Exp $
#
-DISTNAME= myhdl-0.5
-PKGNAME= ${PYPKGPREFIX}-MyHDL-0.5
+DISTNAME= myhdl-0.5.1
+PKGNAME= ${PYPKGPREFIX}-MyHDL-0.5.1
CATEGORIES= cad python
MASTER_SITES= ${MASTER_SITE_SOURCEFORGE:=myhdl/}
diff --git a/cad/py-MyHDL/PLIST b/cad/py-MyHDL/PLIST
index e2b0d1b1eb4..c111a8a8998 100644
--- a/cad/py-MyHDL/PLIST
+++ b/cad/py-MyHDL/PLIST
@@ -1,4 +1,4 @@
-@comment $NetBSD: PLIST,v 1.4 2006/02/10 16:06:46 drochner Exp $
+@comment $NetBSD: PLIST,v 1.5 2006/05/04 16:58:05 drochner Exp $
${PYSITELIB}/myhdl/_Cosimulation.py
${PYSITELIB}/myhdl/_Cosimulation.pyc
${PYSITELIB}/myhdl/_Cosimulation.pyo
@@ -74,8 +74,5 @@ ${PYSITELIB}/myhdl/_unparse.pyo
${PYSITELIB}/myhdl/_util.py
${PYSITELIB}/myhdl/_util.pyc
${PYSITELIB}/myhdl/_util.pyo
-${PYSITELIB}/myhdl/test.py
-${PYSITELIB}/myhdl/test.pyc
-${PYSITELIB}/myhdl/test.pyo
@dirrm ${PYSITELIB}/myhdl/_toVerilog
@dirrm ${PYSITELIB}/myhdl
diff --git a/cad/py-MyHDL/distinfo b/cad/py-MyHDL/distinfo
index cf392e2fb73..f1d03eae860 100644
--- a/cad/py-MyHDL/distinfo
+++ b/cad/py-MyHDL/distinfo
@@ -1,5 +1,5 @@
-$NetBSD: distinfo,v 1.4 2006/02/10 16:06:46 drochner Exp $
+$NetBSD: distinfo,v 1.5 2006/05/04 16:58:05 drochner Exp $
-SHA1 (myhdl-0.5.tar.gz) = c97517d7b70d6e4a56f6a2576baa685d53c394d3
-RMD160 (myhdl-0.5.tar.gz) = 2cbc89c5c2bd61a636b64bf5654471900f940ffc
-Size (myhdl-0.5.tar.gz) = 759071 bytes
+SHA1 (myhdl-0.5.1.tar.gz) = 4c98248be79ebb1a2c5de78aefd6c55c0675e47d
+RMD160 (myhdl-0.5.1.tar.gz) = 9802663d82c86098694d34783b7352e6f5435b20
+Size (myhdl-0.5.1.tar.gz) = 768479 bytes