summaryrefslogtreecommitdiff
path: root/cad
AgeCommit message (Expand)AuthorFilesLines
2001-02-16Not needed any more -- COMMENTs are in Makefiles now.wiz1-1/+0
2001-02-16Update to new COMMENT style: COMMENT var in Makefile instead of pkg/COMMENT.wiz1-30/+32
2001-02-16Update to new COMMENT style: COMMENT var in Makefile instead of pkg/COMMENT.wiz58-58/+58
2001-02-10Fix problem from pkgsrc i386 bulk build.jtb1-3/+4
2001-02-09-include a ton of missing header files for 64 bit machines. there remaindmcmahill18-10/+216
2001-02-07make sure the -I search path has the correct order to avoid pickingdmcmahill5-1/+92
2001-02-06Remove unnecessary message.wiz1-6/+0
2001-02-06Unify format of MESSAGEs, and include RCS Ids.wiz1-2/+3
2001-02-04update to verilog-0.4.dmcmahill8-105/+31
2001-01-19Updated xcircuit to version 2.2.0. The schematic capture code is nowjtb6-65/+77
2001-01-14update to verilog-current-20010113dmcmahill2-5/+5
2001-01-04The way that shared objects were handled in the PLISTs and bsd.pkg.mk wasagc2-2/+64
2000-12-31make sure the include and library paths are set to correctly find readlinedmcmahill1-1/+5
2000-12-28fix DISTNAME. somehow got lost in upgradedmcmahill1-2/+2
2000-12-21Make sure that libraries can be found. Pick up in bulk build output.skrll2-4/+4
2000-12-21Actually, there's no patch-ab here. Remove it from patch-sum file.wiz1-2/+1
2000-12-19update verilog-current to 20001216.dmcmahill6-13/+30
2000-12-19use -fPIC for building libipal. needed for newer versions (>20001216)of verilogdmcmahill1-1/+3
2000-12-17homepage moveddmcmahill1-2/+2
2000-12-17update to ipal-current-20001210dmcmahill6-1248/+12
2000-12-14Fixed problems from recent pkgsrc/i386 bulk build. Added the ~250 pagejtb5-15/+27
2000-12-12Unify Makefiles -- mostly headers: remove FreeBSD Ids.wiz1-2/+1
2000-12-09ensure configure is executibledmcmahill1-1/+4
2000-12-09missed this one during last update...dmcmahill1-4/+4
2000-12-07Sync w/ realityrh1-2/+5
2000-11-27Add and enable new "felt" package. Fixes PR pkg/11403 by Jason Beegan.jtb1-1/+2
2000-11-27Initial import of new "felt" package:jtb7-0/+211
2000-11-25Update oregano to 0.20. Changes include:rh4-20/+33
2000-11-24rest of upgrade to verilog-current-20001119dmcmahill2-3/+4
2000-11-24update to verilog-current-20001119dmcmahill1-3/+3
2000-11-24update to ipal-current-20001122dmcmahill6-90/+1233
2000-11-24update to gwave-20001123dmcmahill2-9/+6
2000-11-23update to dinotrace-9.0ldmcmahill4-28/+5
2000-11-22update to acs-0.28dmcmahill3-5/+14
2000-11-22add HOMEPAGEdmcmahill1-1/+2
2000-11-19add and enable ipal-currentdmcmahill1-1/+2
2000-11-19initial import of ipal-current-20001118dmcmahill10-0/+157
2000-11-18add and enable booleandmcmahill1-1/+2
2000-11-18initial import of boolean-6.2.dmcmahill13-0/+488
2000-11-14add and enable ng-spicedmcmahill1-1/+2
2000-11-14add conflict with ng-spicedmcmahill1-1/+3
2000-11-14initial import of ng-spice-13.dmcmahill11-0/+265
2000-11-02add and enable xcircuitdmcmahill1-1/+2
2000-11-02Initial import of cad/xcircuit.dmcmahill8-0/+139
2000-11-02add LICENSE and NO_{SRC,BIN}_* to comply with the license. Pointed out bydmcmahill1-1/+8
2000-10-27update to 20001021 snapshot of verilog-currentdmcmahill6-22/+13
2000-10-22Correct EVAL_PREFIX entry.skrll1-2/+2
2000-10-19Update to use new qt-2.2.1 libraries.skrll1-5/+5
2000-10-15Add and enable eaglerh1-1/+2
2000-10-15Initial import of eagle-3.92r0, an easy to use schematics and printedrh7-0/+520
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-18 04:04:02 +0000