From 9a4396b2f48e33da4902a52c5f0d9151435f9695 Mon Sep 17 00:00:00 2001
From: dmcmahill <dmcmahill>
Date: Mon, 21 May 2001 22:25:19 +0000
Subject: update to verilog-current-20010520.

many changes since the last snapshot.  Mostly they involve expanded
VVP support.  The VVP target now passes >200 of the tests from the
test suite.  While not as complete as the VVM target, VVP is getting
closer and its _much_ _much_ faster.
---
 cad/verilog-current/Makefile | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

(limited to 'cad/verilog-current/Makefile')

diff --git a/cad/verilog-current/Makefile b/cad/verilog-current/Makefile
index 86885331716..feb8ece752e 100644
--- a/cad/verilog-current/Makefile
+++ b/cad/verilog-current/Makefile
@@ -1,8 +1,8 @@
-# $NetBSD: Makefile,v 1.17 2001/04/28 03:15:26 dmcmahill Exp $
+# $NetBSD: Makefile,v 1.18 2001/05/21 22:25:19 dmcmahill Exp $
 #
 
-DISTNAME=	verilog-20010422
-PKGNAME=	verilog-current-20010422
+DISTNAME=	verilog-20010520
+PKGNAME=	verilog-current-20010520
 CATEGORIES=	cad
 MASTER_SITES=	ftp://icarus.com/pub/eda/verilog/snapshots/
 
-- 
cgit v1.2.3