/cad/verilog-current/
../
DESCR
Makefile
PLIST
buildlink3.mk
distinfo
patches