summaryrefslogtreecommitdiff
path: root/cad/py-MyHDL
ModeNameSize
-rw-r--r--DESCR431logplain
-rw-r--r--Makefile518logplain
-rw-r--r--PLIST2629logplain
-rw-r--r--distinfo241logplain
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-21 20:33:00 +0000