summaryrefslogtreecommitdiff
path: root/cad/verilog-current
ModeNameSize
-rw-r--r--DESCR968logplain
-rw-r--r--Makefile982logplain
-rw-r--r--PLIST340logplain
-rw-r--r--distinfo240logplain
d---------patches36logplain
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-29 07:38:17 +0000