summaryrefslogtreecommitdiff
path: root/cad/verilog/pkg/COMMENT
blob: 1762c44bef616eb59707e40a9a4bcf33faa466fb (plain) 
1

Verilog simulation and synthesis tool
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-13 23:30:37 +0000