summaryrefslogtreecommitdiff
path: root/cad/verilog
ModeNameSize
-rw-r--r--Makefile709logplain
-rw-r--r--distinfo230logplain
d---------patches36logplain
d---------pkg66logplain
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-03 22:19:48 +0000