summaryrefslogtreecommitdiff
path: root/cad/veriwell/Makefile
blob: 0534e0db98824637702d5ff665a44fbe83c37fe3 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
# $NetBSD: Makefile,v 1.2 2020/03/18 17:45:25 joerg Exp $

DISTNAME=	veriwell-2.8.7
CATEGORIES=	cad
MASTER_SITES=	${MASTER_SITE_SOURCEFORGE:=veriwell/}

MAINTAINER=	pkgsrc-users@NetBSD.org
HOMEPAGE=	https://sourceforge.net/projects/veriwell/
COMMENT=	Verilog Simulator
LICENSE=	gnu-gpl-v2

GNU_CONFIGURE=	yes
USE_LANGUAGES=	c c++03

TEST_TARGET=	check

.include "../../devel/zlib/buildlink3.mk"
.include "../../mk/bsd.pkg.mk"