summaryrefslogtreecommitdiff
path: root/meta-pkgs/boost/patches/patch-libs_context_src_asm_jump__sparc__sysv__elf__gas.S
blob: 45b435fb916205b2bb36ce83db03d695c8100d6c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
$NetBSD: patch-libs_context_src_asm_jump__sparc__sysv__elf__gas.S,v 1.1 2013/01/20 09:06:59 martin Exp $

# Implementation for jump_fcontext for sparc

--- /dev/null	2013-01-19 12:02:03.000000000 +0100
+++ libs/context/src/asm/jump_sparc_sysv_elf_gas.S	2013-01-19 18:41:04.000000000 +0100
@@ -0,0 +1,187 @@
+/*
+            Copyright Martin Husemann 2013.
+   Distributed under the Boost Software License, Version 1.0.
+      (See accompanying file LICENSE_1_0.txt or copy at
+          http://www.boost.org/LICENSE_1_0.txt)
+*/
+
+/*******************************************************************
+ *                                                                 *
+ *  -------------------------------------------------------------  *
+ *  |  Offset (in 4 or 8 byte units) | Content                  |  *
+ *  -------------------------------------------------------------  *
+ *  | 0                              | %sp                      |  *
+ *  -------------------------------------------------------------  *
+ *  | 1                              | %pc                      |  *
+ *  -------------------------------------------------------------  *
+ *  | 2                              | %i7 (return address)     |  *
+ *  -------------------------------------------------------------  *
+ *  | 3                              | %g1                      |  *
+ *  -------------------------------------------------------------  *
+ *  | 4                              | %g2                      |  *
+ *  -------------------------------------------------------------  *
+ *  | 5                              | %g3                      |  *
+ *  -------------------------------------------------------------  *
+ *  | 6                              | %g6                      |  *
+ *  -------------------------------------------------------------  *
+ *  | 7                              | %g7                      |  *
+ *  -------------------------------------------------------------  *
+ *    The local and in registers are stored on the stack.          *
+ *******************************************************************/
+
+#ifdef _LP64
+#define	ST	stx
+#define	LD	ldx
+#define	OFF(N)	(8*(N))
+#define	CCFSZ	176		// C Compiler Frame Size
+#define	BIAS	(2048-1)	// Stack offset for 64 bit programs
+#define	FC_SZ	448		// sizeof(fcontext_t)
+#define	FC_STK	384		// offsetof(fcontext_t, fc_stack)
+#define	FC_FPU	0		// offsetof(fcontext_t, fc_fp)
+#define	FC_FSR	264		// offsetof(fcontext_t, fc_fp.fp_fsr)
+#define	FC_FPRS	256		// offsetof(fcontext_t, fc_fp.fp_fprs)
+#define	FC_GREG	320		// offsetof(fcontext_t, fc_greg)
+#define	BLOCK_SIZE	64
+#define	FLUSHW	flushw
+
+	.register %g2,#ignore
+	.register %g3,#ignore
+	.register %g6,#ignore
+
+#else
+#define	ST	st
+#define	LD	ld
+#define	OFF(N)	(4*(N))
+#define	CCFSZ	96
+#define	BIAS	0
+#define	FC_SZ	176
+#define	FC_STK	168		// offsetof(fcontext_t, fc_stack)
+#define	FC_FPU	0		// offsetof(fcontext_t, fc_fp)
+#define	FC_FSR	128		// offsetof(fcontext_t, fc_fp.fp_fsr)
+#define	FC_GREG	136		// offsetof(fcontext_t, fc_greg)
+#define	BLOCK_SIZE 8
+#ifdef __NetBSD__
+#define	FLUSHW	t 0x83; nop	// T_FLUSHWIN
+#endif
+#endif
+
+.text
+.globl jump_fcontext
+.align 4
+.type jump_fcontext,@function
+// intptr_t
+// jump_fcontext( fcontext_t * ofc, fcontext_t const* nfc, intptr_t vp,
+//	 bool preserve_fpu = true);
+jump_fcontext:
+    // %o0 = pointer to old fcontext, save current state here
+    // %o1 = new context to jump to
+    // %o2 = new return value in context %o0
+    // %o3 = preserve fpu registers
+    // Save current state in %o0 fcontext, then activate %o1.
+    // If %o3, include fpu registers.
+
+    FLUSHW    // make sure all shadow registers are up to date in the current stack
+
+    // save current state to fcontext_t at %o0
+    ST %sp, [%o0 + FC_GREG + OFF(0)]	// current stack pointer
+    add %o7, 8, %o4			// calculate next instruction past call
+    ST %o4, [%o0 + FC_GREG + OFF(1)]	// and store it as %pc in save context
+    ST %o7, [%o0 + FC_GREG + OFF(2)]
+    ST %g1, [%o0 + FC_GREG + OFF(3)]
+    ST %g2, [%o0 + FC_GREG + OFF(4)]
+    ST %g3, [%o0 + FC_GREG + OFF(5)]
+    ST %g6, [%o0 + FC_GREG + OFF(6)]
+    ST %g7, [%o0 + FC_GREG + OFF(7)]
+
+    // do we need to handle fpu?
+#ifdef _LP64
+    brz %o3, Lno_fpu
+     nop
+#else
+    cmp %o3, 0
+    bz Lno_fpu
+     nop
+#endif
+
+    add %o0, FC_FPU, %o5
+#ifdef _LP64
+    stda %f0, [%o5] 0xf0 /* ASI_BLOCK_PRIMARY */
+    add %o5, BLOCK_SIZE, %o5
+    stda %f16, [%o5] 0xf0
+    add %o5, BLOCK_SIZE, %o5
+    stda %f32, [%o5] 0xf0
+    add %o5, BLOCK_SIZE, %o5
+    stda %f48, [%o5] 0xf0
+    stx %fsr, [%o0+FC_FSR]
+    rd %fprs, %o4
+    stx %o4, [%o0+FC_FPRS]
+#else
+    std %f0, [%o5]
+    std %f2, [%o5+0x08]
+    std %f4, [%o5+0x10]
+    std %f6, [%o5+0x18]
+    std %f8, [%o5+0x20]
+    std %f10, [%o5+0x28]
+    std %f12, [%o5+0x30]
+    std %f14, [%o5+0x38]
+    st %fsr, [%o0+FC_FSR]
+#endif
+
+    add %o1, FC_FPU, %o5
+#ifdef _LP64
+    ldda [%o5] 0xf0 /* ASI_BLOCK_PRIMARY */, %f0
+    add %o5, BLOCK_SIZE, %o5
+    ldda [%o5] 0xf0, %f16
+    add %o5, BLOCK_SIZE, %o5
+    ldda [%o5] 0xf0, %f32
+    add %o5, BLOCK_SIZE, %o5
+    ldda [%o5] 0xf0, %f48
+    ldx [%o1+FC_FSR], %fsr
+    ldx [%o1+FC_FPRS], %o4
+    wr %o4,0,%fprs
+#else
+    ldd [%o5], %f0
+    ldd [%o5+0x08], %f2
+    ldd [%o5+0x10], %f4
+    ldd [%o5+0x18], %f6
+    ldd [%o5+0x20], %f8
+    ldd [%o5+0x28], %f10
+    ldd [%o5+0x30], %f12
+    ldd [%o5+0x38], %f14
+    ld [%o1+FC_FSR], %fsr
+#endif
+
+Lno_fpu:
+    // load new state from %o1
+    LD [%o1 + FC_GREG + OFF(1)], %o4
+    LD [%o1 + FC_GREG + OFF(2)], %o7
+    LD [%o1 + FC_GREG + OFF(3)], %g1
+    LD [%o1 + FC_GREG + OFF(4)], %g2
+    LD [%o1 + FC_GREG + OFF(5)], %g3
+    LD [%o1 + FC_GREG + OFF(6)], %g6
+    LD [%o1 + FC_GREG + OFF(7)], %g7
+    // switch to new stack
+    LD [%o1 + FC_GREG + OFF(0)], %sp
+    // and now reload from this stack the shadow regist bank contents
+    LD [%sp + BIAS + OFF(0)], %l0
+    LD [%sp + BIAS + OFF(1)], %l1
+    LD [%sp + BIAS + OFF(2)], %l2
+    LD [%sp + BIAS + OFF(3)], %l3
+    LD [%sp + BIAS + OFF(4)], %l4
+    LD [%sp + BIAS + OFF(5)], %l5
+    LD [%sp + BIAS + OFF(6)], %l6
+    LD [%sp + BIAS + OFF(7)], %l7
+    LD [%sp + BIAS + OFF(8)], %i0
+    LD [%sp + BIAS + OFF(9)], %i1
+    LD [%sp + BIAS + OFF(10)], %i2
+    LD [%sp + BIAS + OFF(11)], %i3
+    LD [%sp + BIAS + OFF(12)], %i4
+    LD [%sp + BIAS + OFF(13)], %i5
+    LD [%sp + BIAS + OFF(14)], %i6
+    LD [%sp + BIAS + OFF(15)], %i7
+
+    // finally continue execution in new context
+    jmp %o4
+     mov %o2, %o0	// return arg as result
+
+.size jump_fcontext,.-jump_fcontext