1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
|
/* $Id: PDMInternal.h 28800 2010-04-27 08:22:32Z vboxsync $ */
/** @file
* PDM - Internal header file.
*/
/*
* Copyright (C) 2006-2007 Oracle Corporation
*
* This file is part of VirtualBox Open Source Edition (OSE), as
* available from http://www.virtualbox.org. This file is free software;
* you can redistribute it and/or modify it under the terms of the GNU
* General Public License (GPL) as published by the Free Software
* Foundation, in version 2 as it comes in the "COPYING" file of the
* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
*/
#ifndef ___PDMInternal_h
#define ___PDMInternal_h
#include <VBox/types.h>
#include <VBox/param.h>
#include <VBox/cfgm.h>
#include <VBox/stam.h>
#include <VBox/vusb.h>
#include <VBox/pdmasynccompletion.h>
#include <VBox/pdmcommon.h>
#include <iprt/assert.h>
#include <iprt/critsect.h>
#ifdef IN_RING3
# include <iprt/thread.h>
#endif
RT_C_DECLS_BEGIN
/** @defgroup grp_pdm_int Internal
* @ingroup grp_pdm
* @internal
* @{
*/
/** @def PDM_WITH_R3R0_CRIT_SECT
* Enables or disabled ring-3/ring-0 critical sections. */
#if defined(DOXYGEN_RUNNING) || 1
# define PDM_WITH_R3R0_CRIT_SECT
#endif
/** @def PDMCRITSECT_STRICT
* Enables/disables PDM critsect strictness like deadlock detection. */
#if (defined(RT_LOCK_STRICT) && defined(IN_RING3)) || defined(DOXYGEN_RUNNING)
# define PDMCRITSECT_STRICT
#endif
/*******************************************************************************
* Structures and Typedefs *
*******************************************************************************/
/** Pointer to a PDM Device. */
typedef struct PDMDEV *PPDMDEV;
/** Pointer to a pointer to a PDM Device. */
typedef PPDMDEV *PPPDMDEV;
/** Pointer to a PDM USB Device. */
typedef struct PDMUSB *PPDMUSB;
/** Pointer to a pointer to a PDM USB Device. */
typedef PPDMUSB *PPPDMUSB;
/** Pointer to a PDM Driver. */
typedef struct PDMDRV *PPDMDRV;
/** Pointer to a pointer to a PDM Driver. */
typedef PPDMDRV *PPPDMDRV;
/** Pointer to a PDM Logical Unit. */
typedef struct PDMLUN *PPDMLUN;
/** Pointer to a pointer to a PDM Logical Unit. */
typedef PPDMLUN *PPPDMLUN;
/** Pointer to a PDM PCI Bus instance. */
typedef struct PDMPCIBUS *PPDMPCIBUS;
/** Pointer to a DMAC instance. */
typedef struct PDMDMAC *PPDMDMAC;
/** Pointer to a RTC instance. */
typedef struct PDMRTC *PPDMRTC;
/** Pointer to an USB HUB registration record. */
typedef struct PDMUSBHUB *PPDMUSBHUB;
/**
* Supported asynchronous completion endpoint classes.
*/
typedef enum PDMASYNCCOMPLETIONEPCLASSTYPE
{
/** File class. */
PDMASYNCCOMPLETIONEPCLASSTYPE_FILE = 0,
/** Number of supported classes. */
PDMASYNCCOMPLETIONEPCLASSTYPE_MAX,
/** 32bit hack. */
PDMASYNCCOMPLETIONEPCLASSTYPE_32BIT_HACK = 0x7fffffff
} PDMASYNCCOMPLETIONEPCLASSTYPE;
/**
* Private device instance data.
*/
typedef struct PDMDEVINSINT
{
/** Pointer to the next instance (HC Ptr).
* (Head is pointed to by PDM::pDevInstances.) */
R3PTRTYPE(PPDMDEVINS) pNextR3;
/** Pointer to the next per device instance (HC Ptr).
* (Head is pointed to by PDMDEV::pInstances.) */
R3PTRTYPE(PPDMDEVINS) pPerDeviceNextR3;
/** Pointer to device structure - HC Ptr. */
R3PTRTYPE(PPDMDEV) pDevR3;
/** Pointer to the list of logical units associated with the device. (FIFO) */
R3PTRTYPE(PPDMLUN) pLunsR3;
/** Pointer to the asynchronous notification callback set while in
* FNPDMDEVSUSPEND or FNPDMDEVPOWEROFF. */
R3PTRTYPE(PFNPDMDEVASYNCNOTIFY) pfnAsyncNotify;
/** Configuration handle to the instance node. */
R3PTRTYPE(PCFGMNODE) pCfgHandle;
/** R3 pointer to the VM this instance was created for. */
PVMR3 pVMR3;
/** R3 pointer to associated PCI device structure. */
R3PTRTYPE(struct PCIDevice *) pPciDeviceR3;
/** R3 pointer to associated PCI bus structure. */
R3PTRTYPE(PPDMPCIBUS) pPciBusR3;
/** R0 pointer to the VM this instance was created for. */
PVMR0 pVMR0;
/** R0 pointer to associated PCI device structure. */
R0PTRTYPE(struct PCIDevice *) pPciDeviceR0;
/** R0 pointer to associated PCI bus structure. */
R0PTRTYPE(PPDMPCIBUS) pPciBusR0;
/** RC pointer to the VM this instance was created for. */
PVMRC pVMRC;
/** RC pointer to associated PCI device structure. */
RCPTRTYPE(struct PCIDevice *) pPciDeviceRC;
/** RC pointer to associated PCI bus structure. */
RCPTRTYPE(PPDMPCIBUS) pPciBusRC;
/** Flags, see PDMDEVINSINT_FLAGS_XXX. */
uint32_t fIntFlags;
} PDMDEVINSINT;
/** @name PDMDEVINSINT::fIntFlags
* @{ */
/** Used by pdmR3Load to mark device instances it found in the saved state. */
#define PDMDEVINSINT_FLAGS_FOUND RT_BIT_32(0)
/** Indicates that the device hasn't been powered on or resumed.
* This is used by PDMR3PowerOn, PDMR3Resume, PDMR3Suspend and PDMR3PowerOff
* to make sure each device gets exactly one notification for each of those
* events. PDMR3Resume and PDMR3PowerOn also makes use of it to bail out on
* a failure (already resumed/powered-on devices are suspended). */
#define PDMDEVINSINT_FLAGS_SUSPENDED RT_BIT_32(1)
/** Indicates that the device has been reset already. Used by PDMR3Reset. */
#define PDMDEVINSINT_FLAGS_RESET RT_BIT_32(2)
/** @} */
/**
* Private USB device instance data.
*/
typedef struct PDMUSBINSINT
{
/** The UUID of this instance. */
RTUUID Uuid;
/** Pointer to the next instance.
* (Head is pointed to by PDM::pUsbInstances.) */
R3PTRTYPE(PPDMUSBINS) pNext;
/** Pointer to the next per USB device instance.
* (Head is pointed to by PDMUSB::pInstances.) */
R3PTRTYPE(PPDMUSBINS) pPerDeviceNext;
/** Pointer to device structure. */
R3PTRTYPE(PPDMUSB) pUsbDev;
/** Pointer to the VM this instance was created for. */
PVMR3 pVM;
/** Pointer to the list of logical units associated with the device. (FIFO) */
R3PTRTYPE(PPDMLUN) pLuns;
/** The per instance device configuration. */
R3PTRTYPE(PCFGMNODE) pCfg;
/** Same as pCfg if the configuration should be deleted when detaching the device. */
R3PTRTYPE(PCFGMNODE) pCfgDelete;
/** The global device configuration. */
R3PTRTYPE(PCFGMNODE) pCfgGlobal;
/** Pointer to the USB hub this device is attached to.
* This is NULL if the device isn't connected to any HUB. */
R3PTRTYPE(PPDMUSBHUB) pHub;
/** The port number that we're connected to. */
uint32_t iPort;
/** Indicates that the USB device hasn't been powered on or resumed.
* See PDMDEVINSINT_FLAGS_SUSPENDED. */
bool fVMSuspended;
/** Indicates that the USB device has been reset. */
bool fVMReset;
/** Pointer to the asynchronous notification callback set while in
* FNPDMDEVSUSPEND or FNPDMDEVPOWEROFF. */
R3PTRTYPE(PFNPDMUSBASYNCNOTIFY) pfnAsyncNotify;
} PDMUSBINSINT;
/**
* Private driver instance data.
*/
typedef struct PDMDRVINSINT
{
/** Pointer to the driver instance above.
* This is NULL for the topmost drive. */
R3PTRTYPE(PPDMDRVINS) pUp;
/** Pointer to the driver instance below.
* This is NULL for the bottommost driver. */
R3PTRTYPE(PPDMDRVINS) pDown;
/** Pointer to the logical unit this driver chained on. */
R3PTRTYPE(PPDMLUN) pLun;
/** Pointer to driver structure from which this was instantiated. */
R3PTRTYPE(PPDMDRV) pDrv;
/** Pointer to the VM this instance was created for, ring-3 context. */
PVMR3 pVMR3;
/** Pointer to the VM this instance was created for, ring-0 context. */
PVMR0 pVMR0;
/** Pointer to the VM this instance was created for, raw-mode context. */
PVMRC pVMRC;
/** Flag indicating that the driver is being detached and destroyed.
* (Helps detect potential recursive detaching.) */
bool fDetaching;
/** Indicates that the driver hasn't been powered on or resumed.
* See PDMDEVINSINT_FLAGS_SUSPENDED. */
bool fVMSuspended;
/** Indicates that the driver has been reset already. */
bool fVMReset;
/** Set if allocated on the hyper heap, false if on the ring-3 heap. */
bool fHyperHeap;
/** Pointer to the asynchronous notification callback set while in
* PDMUSBREG::pfnVMSuspend or PDMUSBREG::pfnVMPowerOff. */
R3PTRTYPE(PFNPDMDRVASYNCNOTIFY) pfnAsyncNotify;
/** Configuration handle to the instance node. */
R3PTRTYPE(PCFGMNODE) pCfgHandle;
/** Pointer to the ring-0 request handler function. */
PFNPDMDRVREQHANDLERR0 pfnReqHandlerR0;
} PDMDRVINSINT;
/**
* Private critical section data.
*/
typedef struct PDMCRITSECTINT
{
/** The critical section core which is shared with IPRT. */
RTCRITSECT Core;
/** Pointer to the next critical section.
* This chain is used for relocating pVMRC and device cleanup. */
R3PTRTYPE(struct PDMCRITSECTINT *) pNext;
/** Owner identifier.
* This is pDevIns if the owner is a device. Similarily for a driver or service.
* PDMR3CritSectInit() sets this to point to the critsect itself. */
RTR3PTR pvKey;
/** Pointer to the VM - R3Ptr. */
PVMR3 pVMR3;
/** Pointer to the VM - R0Ptr. */
PVMR0 pVMR0;
/** Pointer to the VM - GCPtr. */
PVMRC pVMRC;
/** Alignment padding. */
uint32_t padding;
/** Event semaphore that is scheduled to be signaled upon leaving the
* critical section. This is Ring-3 only of course. */
RTSEMEVENT EventToSignal;
/** The lock name. */
R3PTRTYPE(const char *) pszName;
/** R0/RC lock contention. */
STAMCOUNTER StatContentionRZLock;
/** R0/RC unlock contention. */
STAMCOUNTER StatContentionRZUnlock;
/** R3 lock contention. */
STAMCOUNTER StatContentionR3;
/** Profiling the time the section is locked. */
STAMPROFILEADV StatLocked;
} PDMCRITSECTINT;
AssertCompileMemberAlignment(PDMCRITSECTINT, StatContentionRZLock, 8);
/** Pointer to private critical section data. */
typedef PDMCRITSECTINT *PPDMCRITSECTINT;
/** Indicates that the critical section is queued for unlock.
* PDMCritSectIsOwner and PDMCritSectIsOwned optimizations. */
#define PDMCRITSECT_FLAGS_PENDING_UNLOCK RT_BIT_32(17)
/**
* The usual device/driver/internal/external stuff.
*/
typedef enum
{
/** The usual invalid entry. */
PDMTHREADTYPE_INVALID = 0,
/** Device type. */
PDMTHREADTYPE_DEVICE,
/** USB Device type. */
PDMTHREADTYPE_USB,
/** Driver type. */
PDMTHREADTYPE_DRIVER,
/** Internal type. */
PDMTHREADTYPE_INTERNAL,
/** External type. */
PDMTHREADTYPE_EXTERNAL,
/** The usual 32-bit hack. */
PDMTHREADTYPE_32BIT_HACK = 0x7fffffff
} PDMTHREADTYPE;
/**
* The internal structure for the thread.
*/
typedef struct PDMTHREADINT
{
/** The VM pointer. */
PVMR3 pVM;
/** The event semaphore the thread blocks on when not running. */
RTSEMEVENTMULTI BlockEvent;
/** The event semaphore the thread sleeps on while running. */
RTSEMEVENTMULTI SleepEvent;
/** Pointer to the next thread. */
R3PTRTYPE(struct PDMTHREAD *) pNext;
/** The thread type. */
PDMTHREADTYPE enmType;
} PDMTHREADINT;
/* Must be included after PDMDEVINSINT is defined. */
#define PDMDEVINSINT_DECLARED
#define PDMUSBINSINT_DECLARED
#define PDMDRVINSINT_DECLARED
#define PDMCRITSECTINT_DECLARED
#define PDMTHREADINT_DECLARED
#ifdef ___VBox_pdm_h
# error "Invalid header PDM order. Include PDMInternal.h before VBox/pdm.h!"
#endif
RT_C_DECLS_END
#include <VBox/pdm.h>
RT_C_DECLS_BEGIN
/**
* PDM Logical Unit.
*
* This typically the representation of a physical port on a
* device, like for instance the PS/2 keyboard port on the
* keyboard controller device. The LUNs are chained on the
* device the belong to (PDMDEVINSINT::pLunsR3).
*/
typedef struct PDMLUN
{
/** The LUN - The Logical Unit Number. */
RTUINT iLun;
/** Pointer to the next LUN. */
PPDMLUN pNext;
/** Pointer to the top driver in the driver chain. */
PPDMDRVINS pTop;
/** Pointer to the bottom driver in the driver chain. */
PPDMDRVINS pBottom;
/** Pointer to the device instance which the LUN belongs to.
* Either this is set or pUsbIns is set. Both is never set at the same time. */
PPDMDEVINS pDevIns;
/** Pointer to the USB device instance which the LUN belongs to. */
PPDMUSBINS pUsbIns;
/** Pointer to the device base interface. */
PPDMIBASE pBase;
/** Description of this LUN. */
const char *pszDesc;
} PDMLUN;
/**
* PDM Device.
*/
typedef struct PDMDEV
{
/** Pointer to the next device (R3 Ptr). */
R3PTRTYPE(PPDMDEV) pNext;
/** Device name length. (search optimization) */
RTUINT cchName;
/** Registration structure. */
R3PTRTYPE(const struct PDMDEVREG *) pReg;
/** Number of instances. */
uint32_t cInstances;
/** Pointer to chain of instances (R3 Ptr). */
PPDMDEVINSR3 pInstances;
} PDMDEV;
/**
* PDM USB Device.
*/
typedef struct PDMUSB
{
/** Pointer to the next device (R3 Ptr). */
R3PTRTYPE(PPDMUSB) pNext;
/** Device name length. (search optimization) */
RTUINT cchName;
/** Registration structure. */
R3PTRTYPE(const struct PDMUSBREG *) pReg;
/** Next instance number. */
uint32_t iNextInstance;
/** Pointer to chain of instances (R3 Ptr). */
R3PTRTYPE(PPDMUSBINS) pInstances;
} PDMUSB;
/**
* PDM Driver.
*/
typedef struct PDMDRV
{
/** Pointer to the next device. */
PPDMDRV pNext;
/** Registration structure. */
const struct PDMDRVREG * pReg;
/** Current number of instances. */
uint32_t cInstances;
/** The next instance number. */
uint32_t iNextInstance;
} PDMDRV;
/**
* PDM registered PIC device.
*/
typedef struct PDMPIC
{
/** Pointer to the PIC device instance - R3. */
PPDMDEVINSR3 pDevInsR3;
/** @copydoc PDMPICREG::pfnSetIrqR3 */
DECLR3CALLBACKMEMBER(void, pfnSetIrqR3,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
/** @copydoc PDMPICREG::pfnGetInterruptR3 */
DECLR3CALLBACKMEMBER(int, pfnGetInterruptR3,(PPDMDEVINS pDevIns));
/** Pointer to the PIC device instance - R0. */
PPDMDEVINSR0 pDevInsR0;
/** @copydoc PDMPICREG::pfnSetIrqR3 */
DECLR0CALLBACKMEMBER(void, pfnSetIrqR0,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
/** @copydoc PDMPICREG::pfnGetInterruptR3 */
DECLR0CALLBACKMEMBER(int, pfnGetInterruptR0,(PPDMDEVINS pDevIns));
/** Pointer to the PIC device instance - RC. */
PPDMDEVINSRC pDevInsRC;
/** @copydoc PDMPICREG::pfnSetIrqR3 */
DECLRCCALLBACKMEMBER(void, pfnSetIrqRC,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
/** @copydoc PDMPICREG::pfnGetInterruptR3 */
DECLRCCALLBACKMEMBER(int, pfnGetInterruptRC,(PPDMDEVINS pDevIns));
/** Alignment padding. */
RTRCPTR RCPtrPadding;
} PDMPIC;
/**
* PDM registered APIC device.
*/
typedef struct PDMAPIC
{
/** Pointer to the APIC device instance - R3 Ptr. */
PPDMDEVINSR3 pDevInsR3;
/** @copydoc PDMAPICREG::pfnGetInterruptR3 */
DECLR3CALLBACKMEMBER(int, pfnGetInterruptR3,(PPDMDEVINS pDevIns));
/** @copydoc PDMAPICREG::pfnHasPendingIrqR3 */
DECLR3CALLBACKMEMBER(bool, pfnHasPendingIrqR3,(PPDMDEVINS pDevIns));
/** @copydoc PDMAPICREG::pfnSetBaseR3 */
DECLR3CALLBACKMEMBER(void, pfnSetBaseR3,(PPDMDEVINS pDevIns, uint64_t u64Base));
/** @copydoc PDMAPICREG::pfnGetBaseR3 */
DECLR3CALLBACKMEMBER(uint64_t, pfnGetBaseR3,(PPDMDEVINS pDevIns));
/** @copydoc PDMAPICREG::pfnSetTPRR3 */
DECLR3CALLBACKMEMBER(void, pfnSetTPRR3,(PPDMDEVINS pDevIns, VMCPUID idCpu, uint8_t u8TPR));
/** @copydoc PDMAPICREG::pfnGetTPRR3 */
DECLR3CALLBACKMEMBER(uint8_t, pfnGetTPRR3,(PPDMDEVINS pDevIns, VMCPUID idCpu));
/** @copydoc PDMAPICREG::pfnWriteMSRR3 */
DECLR3CALLBACKMEMBER(int, pfnWriteMSRR3, (PPDMDEVINS pDevIns, VMCPUID idCpu, uint32_t u32Reg, uint64_t u64Value));
/** @copydoc PDMAPICREG::pfnReadMSRR3 */
DECLR3CALLBACKMEMBER(int, pfnReadMSRR3, (PPDMDEVINS pDevIns, VMCPUID idCpu, uint32_t u32Reg, uint64_t *pu64Value));
/** @copydoc PDMAPICREG::pfnBusDeliverR3 */
DECLR3CALLBACKMEMBER(int, pfnBusDeliverR3,(PPDMDEVINS pDevIns, uint8_t u8Dest, uint8_t u8DestMode, uint8_t u8DeliveryMode,
uint8_t iVector, uint8_t u8Polarity, uint8_t u8TriggerMode));
/** @copydoc PDMAPICREG::pfnLocalInterruptR3 */
DECLR3CALLBACKMEMBER(int, pfnLocalInterruptR3,(PPDMDEVINS pDevIns, uint8_t u8Pin, uint8_t u8Level));
/** Pointer to the APIC device instance - R0 Ptr. */
PPDMDEVINSR0 pDevInsR0;
/** @copydoc PDMAPICREG::pfnGetInterruptR3 */
DECLR0CALLBACKMEMBER(int, pfnGetInterruptR0,(PPDMDEVINS pDevIns));
/** @copydoc PDMAPICREG::pfnHasPendingIrqR3 */
DECLR0CALLBACKMEMBER(bool, pfnHasPendingIrqR0,(PPDMDEVINS pDevIns));
/** @copydoc PDMAPICREG::pfnSetBaseR3 */
DECLR0CALLBACKMEMBER(void, pfnSetBaseR0,(PPDMDEVINS pDevIns, uint64_t u64Base));
/** @copydoc PDMAPICREG::pfnGetBaseR3 */
DECLR0CALLBACKMEMBER(uint64_t, pfnGetBaseR0,(PPDMDEVINS pDevIns));
/** @copydoc PDMAPICREG::pfnSetTPRR3 */
DECLR0CALLBACKMEMBER(void, pfnSetTPRR0,(PPDMDEVINS pDevIns, VMCPUID idCpu, uint8_t u8TPR));
/** @copydoc PDMAPICREG::pfnGetTPRR3 */
DECLR0CALLBACKMEMBER(uint8_t, pfnGetTPRR0,(PPDMDEVINS pDevIns, VMCPUID idCpu));
/** @copydoc PDMAPICREG::pfnWriteMSRR3 */
DECLR0CALLBACKMEMBER(uint32_t, pfnWriteMSRR0, (PPDMDEVINS pDevIns, VMCPUID idCpu, uint32_t u32Reg, uint64_t u64Value));
/** @copydoc PDMAPICREG::pfnReadMSRR3 */
DECLR0CALLBACKMEMBER(uint32_t, pfnReadMSRR0, (PPDMDEVINS pDevIns, VMCPUID idCpu, uint32_t u32Reg, uint64_t *pu64Value));
/** @copydoc PDMAPICREG::pfnBusDeliverR3 */
DECLR0CALLBACKMEMBER(int, pfnBusDeliverR0,(PPDMDEVINS pDevIns, uint8_t u8Dest, uint8_t u8DestMode, uint8_t u8DeliveryMode,
uint8_t iVector, uint8_t u8Polarity, uint8_t u8TriggerMode));
/** @copydoc PDMAPICREG::pfnLocalInterruptR3 */
DECLR0CALLBACKMEMBER(int, pfnLocalInterruptR0,(PPDMDEVINS pDevIns, uint8_t u8Pin, uint8_t u8Level));
/** Pointer to the APIC device instance - RC Ptr. */
PPDMDEVINSRC pDevInsRC;
/** @copydoc PDMAPICREG::pfnGetInterruptR3 */
DECLRCCALLBACKMEMBER(int, pfnGetInterruptRC,(PPDMDEVINS pDevIns));
/** @copydoc PDMAPICREG::pfnHasPendingIrqR3 */
DECLRCCALLBACKMEMBER(bool, pfnHasPendingIrqRC,(PPDMDEVINS pDevIns));
/** @copydoc PDMAPICREG::pfnSetBaseR3 */
DECLRCCALLBACKMEMBER(void, pfnSetBaseRC,(PPDMDEVINS pDevIns, uint64_t u64Base));
/** @copydoc PDMAPICREG::pfnGetBaseR3 */
DECLRCCALLBACKMEMBER(uint64_t, pfnGetBaseRC,(PPDMDEVINS pDevIns));
/** @copydoc PDMAPICREG::pfnSetTPRR3 */
DECLRCCALLBACKMEMBER(void, pfnSetTPRRC,(PPDMDEVINS pDevIns, VMCPUID idCpu, uint8_t u8TPR));
/** @copydoc PDMAPICREG::pfnGetTPRR3 */
DECLRCCALLBACKMEMBER(uint8_t, pfnGetTPRRC,(PPDMDEVINS pDevIns, VMCPUID idCpu));
/** @copydoc PDMAPICREG::pfnWriteMSRR3 */
DECLRCCALLBACKMEMBER(uint32_t, pfnWriteMSRRC, (PPDMDEVINS pDevIns, VMCPUID idCpu, uint32_t u32Reg, uint64_t u64Value));
/** @copydoc PDMAPICREG::pfnReadMSRR3 */
DECLRCCALLBACKMEMBER(uint32_t, pfnReadMSRRC, (PPDMDEVINS pDevIns, VMCPUID idCpu, uint32_t u32Reg, uint64_t *pu64Value));
/** @copydoc PDMAPICREG::pfnBusDeliverR3 */
DECLRCCALLBACKMEMBER(int, pfnBusDeliverRC,(PPDMDEVINS pDevIns, uint8_t u8Dest, uint8_t u8DestMode, uint8_t u8DeliveryMode,
uint8_t iVector, uint8_t u8Polarity, uint8_t u8TriggerMode));
/** @copydoc PDMAPICREG::pfnLocalInterruptR3 */
DECLRCCALLBACKMEMBER(int, pfnLocalInterruptRC,(PPDMDEVINS pDevIns, uint8_t u8Pin, uint8_t u8Level));
RTRCPTR RCPtrAlignment;
} PDMAPIC;
/**
* PDM registered I/O APIC device.
*/
typedef struct PDMIOAPIC
{
/** Pointer to the APIC device instance - R3 Ptr. */
PPDMDEVINSR3 pDevInsR3;
/** @copydoc PDMIOAPICREG::pfnSetIrqR3 */
DECLR3CALLBACKMEMBER(void, pfnSetIrqR3,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
/** Pointer to the PIC device instance - R0. */
PPDMDEVINSR0 pDevInsR0;
/** @copydoc PDMIOAPICREG::pfnSetIrqR3 */
DECLR0CALLBACKMEMBER(void, pfnSetIrqR0,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
/** Pointer to the APIC device instance - RC Ptr. */
PPDMDEVINSRC pDevInsRC;
/** @copydoc PDMIOAPICREG::pfnSetIrqR3 */
DECLRCCALLBACKMEMBER(void, pfnSetIrqRC,(PPDMDEVINS pDevIns, int iIrq, int iLevel));
} PDMIOAPIC;
/** Maximum number of PCI busses for a VM. */
#define PDM_PCI_BUSSES_MAX 8
/**
* PDM PCI Bus instance.
*/
typedef struct PDMPCIBUS
{
/** PCI bus number. */
RTUINT iBus;
RTUINT uPadding0; /**< Alignment padding.*/
/** Pointer to PCI Bus device instance. */
PPDMDEVINSR3 pDevInsR3;
/** @copydoc PDMPCIBUSREG::pfnSetIrqR3 */
DECLR3CALLBACKMEMBER(void, pfnSetIrqR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, int iIrq, int iLevel));
/** @copydoc PDMPCIBUSREG::pfnRegisterR3 */
DECLR3CALLBACKMEMBER(int, pfnRegisterR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, const char *pszName, int iDev));
/** @copydoc PDMPCIBUSREG::pfnIORegionRegisterR3 */
DECLR3CALLBACKMEMBER(int, pfnIORegionRegisterR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, int iRegion, uint32_t cbRegion,
PCIADDRESSSPACE enmType, PFNPCIIOREGIONMAP pfnCallback));
/** @copydoc PDMPCIBUSREG::pfnSetConfigCallbacksR3 */
DECLR3CALLBACKMEMBER(void, pfnSetConfigCallbacksR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, PFNPCICONFIGREAD pfnRead,
PPFNPCICONFIGREAD ppfnReadOld, PFNPCICONFIGWRITE pfnWrite, PPFNPCICONFIGWRITE ppfnWriteOld));
/** @copydoc PDMPCIBUSREG::pfnSaveExecR3 */
DECLR3CALLBACKMEMBER(int, pfnSaveExecR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, PSSMHANDLE pSSMHandle));
/** @copydoc PDMPCIBUSREG::pfnLoadExecR3 */
DECLR3CALLBACKMEMBER(int, pfnLoadExecR3,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, PSSMHANDLE pSSMHandle));
/** @copydoc PDMPCIBUSREG::pfnFakePCIBIOSR3 */
DECLR3CALLBACKMEMBER(int, pfnFakePCIBIOSR3,(PPDMDEVINS pDevIns));
/** Pointer to the PIC device instance - R0. */
R0PTRTYPE(PPDMDEVINS) pDevInsR0;
/** @copydoc PDMPCIBUSREG::pfnSetIrqR3 */
DECLR0CALLBACKMEMBER(void, pfnSetIrqR0,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, int iIrq, int iLevel));
/** Pointer to PCI Bus device instance. */
PPDMDEVINSRC pDevInsRC;
/** @copydoc PDMPCIBUSREG::pfnSetIrqR3 */
DECLRCCALLBACKMEMBER(void, pfnSetIrqRC,(PPDMDEVINS pDevIns, PPCIDEVICE pPciDev, int iIrq, int iLevel));
} PDMPCIBUS;
#ifdef IN_RING3
/**
* PDM registered DMAC (DMA Controller) device.
*/
typedef struct PDMDMAC
{
/** Pointer to the DMAC device instance. */
PPDMDEVINSR3 pDevIns;
/** Copy of the registration structure. */
PDMDMACREG Reg;
} PDMDMAC;
/**
* PDM registered RTC (Real Time Clock) device.
*/
typedef struct PDMRTC
{
/** Pointer to the RTC device instance. */
PPDMDEVINSR3 pDevIns;
/** Copy of the registration structure. */
PDMRTCREG Reg;
} PDMRTC;
#endif /* IN_RING3 */
/**
* Module type.
*/
typedef enum PDMMODTYPE
{
/** Raw-mode (RC) context module. */
PDMMOD_TYPE_RC,
/** Ring-0 (host) context module. */
PDMMOD_TYPE_R0,
/** Ring-3 (host) context module. */
PDMMOD_TYPE_R3
} PDMMODTYPE;
/** The module name length including the terminator. */
#define PDMMOD_NAME_LEN 32
/**
* Loaded module instance.
*/
typedef struct PDMMOD
{
/** Module name. This is used for refering to
* the module internally, sort of like a handle. */
char szName[PDMMOD_NAME_LEN];
/** Module type. */
PDMMODTYPE eType;
/** Loader module handle. Not used for R0 modules. */
RTLDRMOD hLdrMod;
/** Loaded address.
* This is the 'handle' for R0 modules. */
RTUINTPTR ImageBase;
/** Old loaded address.
* This is used during relocation of GC modules. Not used for R0 modules. */
RTUINTPTR OldImageBase;
/** Where the R3 HC bits are stored.
* This can be equal to ImageBase but doesn't have to. Not used for R0 modules. */
void *pvBits;
/** Pointer to next module. */
struct PDMMOD *pNext;
/** Module filename. */
char szFilename[1];
} PDMMOD;
/** Pointer to loaded module instance. */
typedef PDMMOD *PPDMMOD;
/** Extra space in the free array. */
#define PDMQUEUE_FREE_SLACK 16
/**
* Queue type.
*/
typedef enum PDMQUEUETYPE
{
/** Device consumer. */
PDMQUEUETYPE_DEV = 1,
/** Driver consumer. */
PDMQUEUETYPE_DRV,
/** Internal consumer. */
PDMQUEUETYPE_INTERNAL,
/** External consumer. */
PDMQUEUETYPE_EXTERNAL
} PDMQUEUETYPE;
/** Pointer to a PDM Queue. */
typedef struct PDMQUEUE *PPDMQUEUE;
/**
* PDM Queue.
*/
typedef struct PDMQUEUE
{
/** Pointer to the next queue in the list. */
R3PTRTYPE(PPDMQUEUE) pNext;
/** Type specific data. */
union
{
/** PDMQUEUETYPE_DEV */
struct
{
/** Pointer to consumer function. */
R3PTRTYPE(PFNPDMQUEUEDEV) pfnCallback;
/** Pointer to the device instance owning the queue. */
R3PTRTYPE(PPDMDEVINS) pDevIns;
} Dev;
/** PDMQUEUETYPE_DRV */
struct
{
/** Pointer to consumer function. */
R3PTRTYPE(PFNPDMQUEUEDRV) pfnCallback;
/** Pointer to the driver instance owning the queue. */
R3PTRTYPE(PPDMDRVINS) pDrvIns;
} Drv;
/** PDMQUEUETYPE_INTERNAL */
struct
{
/** Pointer to consumer function. */
R3PTRTYPE(PFNPDMQUEUEINT) pfnCallback;
} Int;
/** PDMQUEUETYPE_EXTERNAL */
struct
{
/** Pointer to consumer function. */
R3PTRTYPE(PFNPDMQUEUEEXT) pfnCallback;
/** Pointer to user argument. */
R3PTRTYPE(void *) pvUser;
} Ext;
} u;
/** Queue type. */
PDMQUEUETYPE enmType;
/** The interval between checking the queue for events.
* The realtime timer below is used to do the waiting.
* If 0, the queue will use the VM_FF_PDM_QUEUE forced action. */
uint32_t cMilliesInterval;
/** Interval timer. Only used if cMilliesInterval is non-zero. */
PTMTIMERR3 pTimer;
/** Pointer to the VM - R3. */
PVMR3 pVMR3;
/** LIFO of pending items - R3. */
R3PTRTYPE(PPDMQUEUEITEMCORE) volatile pPendingR3;
/** Pointer to the VM - R0. */
PVMR0 pVMR0;
/** LIFO of pending items - R0. */
R0PTRTYPE(PPDMQUEUEITEMCORE) volatile pPendingR0;
/** Pointer to the GC VM and indicator for GC enabled queue.
* If this is NULL, the queue cannot be used in GC.
*/
PVMRC pVMRC;
/** LIFO of pending items - GC. */
RCPTRTYPE(PPDMQUEUEITEMCORE) volatile pPendingRC;
/** Item size (bytes). */
uint32_t cbItem;
/** Number of items in the queue. */
uint32_t cItems;
/** Index to the free head (where we insert). */
uint32_t volatile iFreeHead;
/** Index to the free tail (where we remove). */
uint32_t volatile iFreeTail;
/** Unqiue queue name. */
R3PTRTYPE(const char *) pszName;
#if HC_ARCH_BITS == 32
RTR3PTR Alignment1;
#endif
/** Stat: Times PDMQueueAlloc fails. */
STAMCOUNTER StatAllocFailures;
/** Stat: PDMQueueInsert calls. */
STAMCOUNTER StatInsert;
/** Stat: Queue flushes. */
STAMCOUNTER StatFlush;
/** Stat: Queue flushes with pending items left over. */
STAMCOUNTER StatFlushLeftovers;
#ifdef VBOX_WITH_STATISTICS
/** State: Profiling the flushing. */
STAMPROFILE StatFlushPrf;
/** State: Pending items. */
uint32_t volatile cStatPending;
uint32_t volatile cAlignment;
#endif
/** Array of pointers to free items. Variable size. */
struct PDMQUEUEFREEITEM
{
/** Pointer to the free item - HC Ptr. */
R3PTRTYPE(PPDMQUEUEITEMCORE) volatile pItemR3;
/** Pointer to the free item - HC Ptr. */
R0PTRTYPE(PPDMQUEUEITEMCORE) volatile pItemR0;
/** Pointer to the free item - GC Ptr. */
RCPTRTYPE(PPDMQUEUEITEMCORE) volatile pItemRC;
#if HC_ARCH_BITS == 64
RTRCPTR Alignment0;
#endif
} aFreeItems[1];
} PDMQUEUE;
/** @name PDM::fQueueFlushing
* @{ */
/** Indicating that an queue insert has been performed. */
#define PDM_QUEUE_FLUSH_FLAG_ACTIVE RT_BIT_32(PDM_QUEUE_FLUSH_FLAG_ACTIVE_BIT)
/** The bit number for PDM_QUEUE_FLUSH_FLAG_ACTIVE_BIT. */
#define PDM_QUEUE_FLUSH_FLAG_ACTIVE_BIT 0
/** Indicating there are pending items.
* This is make sure we don't miss inserts happening during flushing. The FF
* cannot be used for this since it has to be cleared immediately to prevent
* other EMTs from spinning. */
#define PDM_QUEUE_FLUSH_FLAG_PENDING RT_BIT_32(PDM_QUEUE_FLUSH_FLAG_PENDING_BIT)
/** The bit number for PDM_QUEUE_FLUSH_FLAG_PENDING. */
#define PDM_QUEUE_FLUSH_FLAG_PENDING_BIT 1
/** }@ */
/**
* Queue device helper task operation.
*/
typedef enum PDMDEVHLPTASKOP
{
/** The usual invalid 0 entry. */
PDMDEVHLPTASKOP_INVALID = 0,
/** ISASetIrq */
PDMDEVHLPTASKOP_ISA_SET_IRQ,
/** PCISetIrq */
PDMDEVHLPTASKOP_PCI_SET_IRQ,
/** PCISetIrq */
PDMDEVHLPTASKOP_IOAPIC_SET_IRQ,
/** The usual 32-bit hack. */
PDMDEVHLPTASKOP_32BIT_HACK = 0x7fffffff
} PDMDEVHLPTASKOP;
/**
* Queued Device Helper Task.
*/
typedef struct PDMDEVHLPTASK
{
/** The queue item core (don't touch). */
PDMQUEUEITEMCORE Core;
/** Pointer to the device instance (R3 Ptr). */
PPDMDEVINSR3 pDevInsR3;
/** This operation to perform. */
PDMDEVHLPTASKOP enmOp;
#if HC_ARCH_BITS == 64
uint32_t Alignment0;
#endif
/** Parameters to the operation. */
union PDMDEVHLPTASKPARAMS
{
/**
* PDMDEVHLPTASKOP_ISA_SET_IRQ and PDMDEVHLPTASKOP_PCI_SET_IRQ.
*/
struct PDMDEVHLPTASKSETIRQ
{
/** The IRQ */
int iIrq;
/** The new level. */
int iLevel;
} SetIRQ;
} u;
} PDMDEVHLPTASK;
/** Pointer to a queued Device Helper Task. */
typedef PDMDEVHLPTASK *PPDMDEVHLPTASK;
/** Pointer to a const queued Device Helper Task. */
typedef const PDMDEVHLPTASK *PCPDMDEVHLPTASK;
/**
* An USB hub registration record.
*/
typedef struct PDMUSBHUB
{
/** The USB versions this hub support.
* Note that 1.1 hubs can take on 2.0 devices. */
uint32_t fVersions;
/** The number of ports on the hub. */
uint32_t cPorts;
/** The number of available ports (0..cPorts). */
uint32_t cAvailablePorts;
/** The driver instance of the hub. */
PPDMDRVINS pDrvIns;
/** Copy of the to the registration structure. */
PDMUSBHUBREG Reg;
/** Pointer to the next hub in the list. */
struct PDMUSBHUB *pNext;
} PDMUSBHUB;
/** Pointer to a const USB HUB registration record. */
typedef const PDMUSBHUB *PCPDMUSBHUB;
/** Pointer to a PDM Async I/O template. */
typedef struct PDMASYNCCOMPLETIONTEMPLATE *PPDMASYNCCOMPLETIONTEMPLATE;
/** Pointer to the main PDM Async completion endpoint class. */
typedef struct PDMASYNCCOMPLETIONEPCLASS *PPDMASYNCCOMPLETIONEPCLASS;
/**
* PDM VMCPU Instance data.
* Changes to this must checked against the padding of the cfgm union in VMCPU!
*/
typedef struct PDMCPU
{
/** The number of entries in the apQueuedCritSectsLeaves table that's currnetly in use. */
uint32_t cQueuedCritSectLeaves;
uint32_t uPadding0; /**< Alignment padding.*/
/** Critical sections queued in RC/R0 because of contention preventing leave to complete. (R3 Ptrs)
* We will return to Ring-3 ASAP, so this queue doesn't have to be very long. */
R3PTRTYPE(PPDMCRITSECT) apQueuedCritSectsLeaves[8];
} PDMCPU;
/**
* Converts a PDM pointer into a VM pointer.
* @returns Pointer to the VM structure the PDM is part of.
* @param pPDM Pointer to PDM instance data.
*/
#define PDM2VM(pPDM) ( (PVM)((char*)pPDM - pPDM->offVM) )
/**
* PDM VM Instance data.
* Changes to this must checked against the padding of the cfgm union in VM!
*/
typedef struct PDM
{
/** Offset to the VM structure.
* See PDM2VM(). */
RTUINT offVM;
RTUINT uPadding0; /**< Alignment padding.*/
/** List of registered devices. (FIFO) */
R3PTRTYPE(PPDMDEV) pDevs;
/** List of devices instances. (FIFO) */
R3PTRTYPE(PPDMDEVINS) pDevInstances;
/** List of registered USB devices. (FIFO) */
R3PTRTYPE(PPDMUSB) pUsbDevs;
/** List of USB devices instances. (FIFO) */
R3PTRTYPE(PPDMUSBINS) pUsbInstances;
/** List of registered drivers. (FIFO) */
R3PTRTYPE(PPDMDRV) pDrvs;
/** PCI Buses. */
PDMPCIBUS aPciBuses[PDM_PCI_BUSSES_MAX];
/** The register PIC device. */
PDMPIC Pic;
/** The registerd APIC device. */
PDMAPIC Apic;
/** The registerd I/O APIC device. */
PDMIOAPIC IoApic;
/** The registered DMAC device. */
R3PTRTYPE(PPDMDMAC) pDmac;
/** The registered RTC device. */
R3PTRTYPE(PPDMRTC) pRtc;
/** The registered USB HUBs. (FIFO) */
R3PTRTYPE(PPDMUSBHUB) pUsbHubs;
/** Queue in which devhlp tasks are queued for R3 execution - R3 Ptr. */
R3PTRTYPE(PPDMQUEUE) pDevHlpQueueR3;
/** Queue in which devhlp tasks are queued for R3 execution - R0 Ptr. */
R0PTRTYPE(PPDMQUEUE) pDevHlpQueueR0;
/** Queue in which devhlp tasks are queued for R3 execution - RC Ptr. */
RCPTRTYPE(PPDMQUEUE) pDevHlpQueueRC;
/** Pointer to the queue which should be manually flushed - RC Ptr.
* Only touched by EMT. */
RCPTRTYPE(struct PDMQUEUE *) pQueueFlushRC;
/** Pointer to the queue which should be manually flushed - R0 Ptr.
* Only touched by EMT. */
R0PTRTYPE(struct PDMQUEUE *) pQueueFlushR0;
/** Bitmask controlling the queue flushing.
* See PDM_QUEUE_FLUSH_FLAG_ACTIVE and PDM_QUEUE_FLUSH_FLAG_PENDING. */
uint32_t volatile fQueueFlushing;
/** Alignment padding. */
uint32_t u32Padding2;
/** @name VMM device heap
* @{ */
/** Pointer to the heap base (MMIO2 ring-3 mapping). NULL if not registered. */
RTR3PTR pvVMMDevHeap;
/** The heap size. */
uint32_t cbVMMDevHeap;
/** Free space. */
uint32_t cbVMMDevHeapLeft;
/** The current mapping. NIL_RTGCPHYS if not mapped or registered. */
RTGCPHYS GCPhysVMMDevHeap;
/** @} */
/** The PDM lock.
* This is used to protect everything that deals with interrupts, i.e.
* the PIC, APIC, IOAPIC and PCI devices pluss some PDM functions. */
PDMCRITSECT CritSect;
/** Number of times a critical section leave requesed needed to be queued for ring-3 execution. */
STAMCOUNTER StatQueuedCritSectLeaves;
} PDM;
AssertCompileMemberAlignment(PDM, GCPhysVMMDevHeap, sizeof(RTGCPHYS));
AssertCompileMemberAlignment(PDM, CritSect, 8);
AssertCompileMemberAlignment(PDM, StatQueuedCritSectLeaves, 8);
/** Pointer to PDM VM instance data. */
typedef PDM *PPDM;
/**
* PDM data kept in the UVM.
*/
typedef struct PDMUSERPERVM
{
/** @todo move more stuff over here. */
/** Linked list of timer driven PDM queues.
* Currently serialized by PDM::CritSect. */
R3PTRTYPE(struct PDMQUEUE *) pQueuesTimer;
/** Linked list of force action driven PDM queues.
* Currently serialized by PDM::CritSect. */
R3PTRTYPE(struct PDMQUEUE *) pQueuesForced;
/** Lock protecting the lists below it. */
RTCRITSECT ListCritSect;
/** Pointer to list of loaded modules. */
PPDMMOD pModules;
/** List of initialized critical sections. (LIFO) */
R3PTRTYPE(PPDMCRITSECTINT) pCritSects;
/** Head of the PDM Thread list. (singly linked) */
R3PTRTYPE(PPDMTHREAD) pThreads;
/** Tail of the PDM Thread list. (singly linked) */
R3PTRTYPE(PPDMTHREAD) pThreadsTail;
/** @name PDM Async Completion
* @{ */
/** Pointer to the array of supported endpoint classes. */
PPDMASYNCCOMPLETIONEPCLASS apAsyncCompletionEndpointClass[PDMASYNCCOMPLETIONEPCLASSTYPE_MAX];
/** Head of the templates. Singly linked, protected by ListCritSect. */
R3PTRTYPE(PPDMASYNCCOMPLETIONTEMPLATE) pAsyncCompletionTemplates;
/** @} */
} PDMUSERPERVM;
/** Pointer to the PDM data kept in the UVM. */
typedef PDMUSERPERVM *PPDMUSERPERVM;
/*******************************************************************************
* Global Variables *
*******************************************************************************/
#ifdef IN_RING3
extern const PDMDRVHLPR3 g_pdmR3DrvHlp;
extern const PDMDEVHLPR3 g_pdmR3DevHlpTrusted;
extern const PDMDEVHLPR3 g_pdmR3DevHlpUnTrusted;
extern const PDMPICHLPR3 g_pdmR3DevPicHlp;
extern const PDMAPICHLPR3 g_pdmR3DevApicHlp;
extern const PDMIOAPICHLPR3 g_pdmR3DevIoApicHlp;
extern const PDMPCIHLPR3 g_pdmR3DevPciHlp;
extern const PDMDMACHLP g_pdmR3DevDmacHlp;
extern const PDMRTCHLP g_pdmR3DevRtcHlp;
extern const PDMHPETHLPR3 g_pdmR3DevHpetHlp;
#endif
/*******************************************************************************
* Defined Constants And Macros *
*******************************************************************************/
/** @def PDMDEV_ASSERT_DEVINS
* Asserts the validity of the device instance.
*/
#ifdef VBOX_STRICT
# define PDMDEV_ASSERT_DEVINS(pDevIns) \
do { \
AssertPtr(pDevIns); \
Assert(pDevIns->u32Version == PDM_DEVINS_VERSION); \
Assert(pDevIns->CTX_SUFF(pvInstanceData) == (void *)&pDevIns->achInstanceData[0]); \
} while (0)
#else
# define PDMDEV_ASSERT_DEVINS(pDevIns) do { } while (0)
#endif
/** @def PDMDRV_ASSERT_DRVINS
* Asserts the validity of the driver instance.
*/
#ifdef VBOX_STRICT
# define PDMDRV_ASSERT_DRVINS(pDrvIns) \
do { \
AssertPtr(pDrvIns); \
Assert(pDrvIns->u32Version == PDM_DRVINS_VERSION); \
Assert(pDrvIns->CTX_SUFF(pvInstanceData) == (void *)&pDrvIns->achInstanceData[0]); \
} while (0)
#else
# define PDMDRV_ASSERT_DRVINS(pDrvIns) do { } while (0)
#endif
/*******************************************************************************
* Internal Functions *
*******************************************************************************/
#ifdef IN_RING3
int pdmR3CritSectInitStats(PVM pVM);
void pdmR3CritSectRelocate(PVM pVM);
int pdmR3CritSectInitDevice(PVM pVM, PPDMDEVINS pDevIns, PPDMCRITSECT pCritSect, RT_SRC_POS_DECL, const char *pszNameFmt, va_list va);
int pdmR3CritSectDeleteDevice(PVM pVM, PPDMDEVINS pDevIns);
int pdmR3CritSectInitDriver(PVM pVM, PPDMDRVINS pDrvIns, PPDMCRITSECT pCritSect, RT_SRC_POS_DECL, const char *pszNameFmt, ...);
int pdmR3CritSectDeleteDriver(PVM pVM, PPDMDRVINS pDrvIns);
int pdmR3DevInit(PVM pVM);
PPDMDEV pdmR3DevLookup(PVM pVM, const char *pszName);
int pdmR3DevFindLun(PVM pVM, const char *pszDevice, unsigned iInstance, unsigned iLun, PPDMLUN *ppLun);
DECLCALLBACK(bool) pdmR3DevHlpQueueConsumer(PVM pVM, PPDMQUEUEITEMCORE pItem);
int pdmR3UsbLoadModules(PVM pVM);
int pdmR3UsbInstantiateDevices(PVM pVM);
PPDMUSB pdmR3UsbLookup(PVM pVM, const char *pszName);
int pdmR3UsbFindLun(PVM pVM, const char *pszDevice, unsigned iInstance, unsigned iLun, PPDMLUN *ppLun);
int pdmR3UsbRegisterHub(PVM pVM, PPDMDRVINS pDrvIns, uint32_t fVersions, uint32_t cPorts, PCPDMUSBHUBREG pUsbHubReg, PPCPDMUSBHUBHLP ppUsbHubHlp);
int pdmR3UsbVMInitComplete(PVM pVM);
int pdmR3DrvInit(PVM pVM);
int pdmR3DrvInstantiate(PVM pVM, PCFGMNODE pNode, PPDMIBASE pBaseInterface, PPDMDRVINS pDrvAbove,
PPDMLUN pLun, PPDMIBASE *ppBaseInterface);
int pdmR3DrvDetach(PPDMDRVINS pDrvIns, uint32_t fFlags);
void pdmR3DrvDestroyChain(PPDMDRVINS pDrvIns, uint32_t fFlags);
PPDMDRV pdmR3DrvLookup(PVM pVM, const char *pszName);
int pdmR3LdrInitU(PUVM pUVM);
void pdmR3LdrTermU(PUVM pUVM);
char * pdmR3FileR3(const char *pszFile, bool fShared = false);
int pdmR3LoadR3U(PUVM pUVM, const char *pszFilename, const char *pszName);
void pdmR3QueueRelocate(PVM pVM, RTGCINTPTR offDelta);
int pdmR3ThreadCreateDevice(PVM pVM, PPDMDEVINS pDevIns, PPPDMTHREAD ppThread, void *pvUser, PFNPDMTHREADDEV pfnThread,
PFNPDMTHREADWAKEUPDEV pfnWakeup, size_t cbStack, RTTHREADTYPE enmType, const char *pszName);
int pdmR3ThreadCreateUsb(PVM pVM, PPDMDRVINS pUsbIns, PPPDMTHREAD ppThread, void *pvUser, PFNPDMTHREADUSB pfnThread,
PFNPDMTHREADWAKEUPUSB pfnWakeup, size_t cbStack, RTTHREADTYPE enmType, const char *pszName);
int pdmR3ThreadCreateDriver(PVM pVM, PPDMDRVINS pDrvIns, PPPDMTHREAD ppThread, void *pvUser, PFNPDMTHREADDRV pfnThread,
PFNPDMTHREADWAKEUPDRV pfnWakeup, size_t cbStack, RTTHREADTYPE enmType, const char *pszName);
int pdmR3ThreadDestroyDevice(PVM pVM, PPDMDEVINS pDevIns);
int pdmR3ThreadDestroyUsb(PVM pVM, PPDMUSBINS pUsbIns);
int pdmR3ThreadDestroyDriver(PVM pVM, PPDMDRVINS pDrvIns);
void pdmR3ThreadDestroyAll(PVM pVM);
int pdmR3ThreadResumeAll(PVM pVM);
int pdmR3ThreadSuspendAll(PVM pVM);
#ifdef VBOX_WITH_PDM_ASYNC_COMPLETION
int pdmR3AsyncCompletionInit(PVM pVM);
int pdmR3AsyncCompletionTerm(PVM pVM);
#endif
#endif /* IN_RING3 */
void pdmLock(PVM pVM);
int pdmLockEx(PVM pVM, int rc);
void pdmUnlock(PVM pVM);
/** @} */
RT_C_DECLS_END
#endif
|