summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authordoko <doko@6ca36cf4-e1d1-0310-8c6f-e303bb2178ca>2014-02-22 17:23:19 +0000
committerdoko <doko@6ca36cf4-e1d1-0310-8c6f-e303bb2178ca>2014-02-22 17:23:19 +0000
commita4315d68af71c085a4a42411a2a1d54712cd4784 (patch)
tree603cad9f45e93b18d60e051ea64b990aff3e145b
parent41f9ddd906ad1b8182165626f1ecac2581388787 (diff)
downloadgcc-47-a4315d68af71c085a4a42411a2a1d54712cd4784.tar.gz
* Update the Linaro support to the 4.7-2014.01 release.
git-svn-id: svn://svn.debian.org/svn/gcccvs/branches/sid/gcc-4.7@7193 6ca36cf4-e1d1-0310-8c6f-e303bb2178ca
Diffstat
-rw-r--r--debian/changelog1
-rw-r--r--debian/patches/gcc-linaro-doc.diff36
-rw-r--r--debian/patches/gcc-linaro.diff385
-rw-r--r--debian/patches/hjl-x32-gcc-4_7-branch.diff18
-rw-r--r--debian/patches/svn-updates-linaro.diff3979
5 files changed, 4119 insertions, 300 deletions
diff --git a/debian/changelog b/debian/changelog
index bd40b21..0b7e06c 100644
--- a/debian/changelog
+++ b/debian/changelog
@@ -2,6 +2,7 @@ gcc-4.7 (4.7.3-11) UNRELEASED; urgency=medium
* Update to SVN 20140122 (r208044) from the gcc-4_7-branch.
* Update the x32 support from the branch.
+ * Update the Linaro support to the 4.7-2014.01 release.
-- Matthias Klose <doko@debian.org> Sat, 22 Feb 2014 18:04:50 +0100
diff --git a/debian/patches/gcc-linaro-doc.diff b/debian/patches/gcc-linaro-doc.diff
index c42cf16..5903ab4 100644
--- a/debian/patches/gcc-linaro-doc.diff
+++ b/debian/patches/gcc-linaro-doc.diff
@@ -1,4 +1,4 @@
-# DP: Changes for the Linaro 4.7-2013.12 release (documentation).
+# DP: Changes for the Linaro 4.7-2014.01 release (documentation).
--- a/src/gcc/doc/extend.texi
+++ b/src/gcc/doc/extend.texi
@@ -95,7 +95,7 @@
.\"
.IX Title "FSF-FUNDING 7"
-.TH FSF-FUNDING 7 "2013-04-11" "gcc-4.7.3" "GNU"
-+.TH FSF-FUNDING 7 "2013-12-07" "gcc-4.7.4" "GNU"
++.TH FSF-FUNDING 7 "2014-01-07" "gcc-4.7.4" "GNU"
.\" For nroff, turn off justification. Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
.if n .ad l
@@ -141,7 +141,7 @@
.\"
.IX Title "GFDL 7"
-.TH GFDL 7 "2013-04-11" "gcc-4.7.3" "GNU"
-+.TH GFDL 7 "2013-12-07" "gcc-4.7.4" "GNU"
++.TH GFDL 7 "2014-01-07" "gcc-4.7.4" "GNU"
.\" For nroff, turn off justification. Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
.if n .ad l
@@ -199,7 +199,7 @@
.\"
.IX Title "GPL 7"
-.TH GPL 7 "2013-04-11" "gcc-4.7.3" "GNU"
-+.TH GPL 7 "2013-12-07" "gcc-4.7.4" "GNU"
++.TH GPL 7 "2014-01-07" "gcc-4.7.4" "GNU"
.\" For nroff, turn off justification. Always turn off hyphenation; it makes
.\" way too many mistakes in technical documents.
.if n .ad l
@@ -322,7 +322,23 @@
@emph{AVR Options}
@gccoptlist{-mmcu=@var{mcu} -maccumulate-args -mbranch-cost=@var{cost} @gol
-@@ -6237,8 +6249,8 @@
+@@ -1429,11 +1441,13 @@
+ for the plugin called @var{name}.
+
+ @item -fdump-ada-spec@r{[}-slim@r{]}
+-For C and C++ source and include files, generate corresponding Ada
+-specs. @xref{Generating Ada Bindings for C and C++ headers,,, gnat_ugn,
++@opindex fdump-ada-spec
++For C and C++ source and include files, generate corresponding Ada specs.
++@xref{Generating Ada Bindings for C and C++ headers,,, gnat_ugn,
+ GNAT User's Guide}, which provides detailed documentation on this feature.
+
+ @item -fdump-go-spec=@var{file}
++@opindex fdump-go-spec
+ For input files in any language, generate corresponding Go
+ declarations in @var{file}. This generates Go @code{const},
+ @code{type}, @code{var}, and @code{func} declarations which may be a
+@@ -6237,8 +6251,8 @@
Optimize yet more. @option{-O3} turns on all optimizations specified
by @option{-O2} and also turns on the @option{-finline-functions},
@option{-funswitch-loops}, @option{-fpredictive-commoning},
@@ -333,7 +349,7 @@
@item -O0
@opindex O0
-@@ -7033,6 +7045,11 @@
+@@ -7033,6 +7047,11 @@
Perform partial redundancy elimination (PRE) on trees. This flag is
enabled by default at @option{-O2} and @option{-O3}.
@@ -345,7 +361,7 @@
@item -ftree-forwprop
@opindex ftree-forwprop
Perform forward propagation on trees. This flag is enabled by default
-@@ -7428,6 +7445,24 @@
+@@ -7428,6 +7447,24 @@
variable names which more closely resemble the original variables. This flag
is enabled by default at @option{-O} and higher.
@@ -370,7 +386,7 @@
@item -ftree-ter
@opindex ftree-ter
Perform temporary expression replacement during the SSA->normal phase. Single
-@@ -10329,6 +10364,7 @@
+@@ -10329,6 +10366,7 @@
@c in Machine Dependent Options
@menu
@@ -378,7 +394,7 @@
* Adapteva Epiphany Options::
* ARM Options::
* AVR Options::
-@@ -10537,6 +10573,125 @@
+@@ -10537,6 +10575,125 @@
@end table
@@ -504,7 +520,7 @@
@node ARM Options
@subsection ARM Options
@cindex ARM options
-@@ -10948,6 +11103,11 @@
+@@ -10948,6 +11105,11 @@
preprocessor symbol @code{__ARM_FEATURE_UNALIGNED} will also be
defined.
diff --git a/debian/patches/gcc-linaro.diff b/debian/patches/gcc-linaro.diff
index 41f4b56..98b69b2 100644
--- a/debian/patches/gcc-linaro.diff
+++ b/debian/patches/gcc-linaro.diff
@@ -1,15 +1,31 @@
-# DP: Changes for the Linaro 4.7-2013.12 release.
+# DP: Changes for the Linaro 4.7-2014.01 release.
--- a/src/ChangeLog.linaro
+++ b/src/ChangeLog.linaro
-@@ -0,0 +1,2662 @@
+@@ -0,0 +1,2678 @@
++2014-01-13 Christophe Lyon <christophe.lyon@linaro.org>
++
++ GCC Linaro 4.7-2014.01 released.
++
++ gcc/
++ * LINARO-VERSION: Update.
++
++2014-01-07 Christophe lyon <christophe.lyon@linaro.org>
++
++ Merge from FSF GCC 4.7.4 (svn branches/gcc-4_7-branch 206380).
++
++2014-01-06 Christophe Lyon <christophe.lyon@linaro.org>
++
++ gcc/
++ * LINARO-VERSION: Bump version.
++
+2013-12-20 Michael Collison <michael.collison@linaro.org>
+
+ GCC Linaro 4.7-2013.12 released.
+
-+ gcc/
-+ * LINARO-VERSION: Update.
-+
++ gcc/
++ * LINARO-VERSION: Update.
++
+2013-12-20 Christophe Lyon <christophe.lyon@linaro.org>
+
+ Backport from trunk 201879.
@@ -3020,7 +3036,23 @@
os=-aout
--- a/src/gcc/ChangeLog
+++ b/src/gcc/ChangeLog
-@@ -1,3 +1,587 @@
+@@ -1,3 +1,603 @@
++2013-12-28 Eric Botcazou <ebotcazou@adacore.com>
++
++ * doc/invoke.texi (output file options): Add missing markers.
++
++2013-12-11 Kai Tietz <ktietz@redhat.com>
++
++ PR target/56807
++ * config/i386/i386.c (ix86_expand_prologue): plus_constant
++ takes no mode-argument.
++
++2013-12-10 Kai Tietz <ktietz@redhat.com>
++
++ PR target/56807
++ * config/i386/i386.c (ix86_expand_prologue): Address saved
++ registers stack-relative, not via frame-pointer.
++
+2013-12-03 Marek Polacek <polacek@redhat.com>
+
+ Backport from mainline
@@ -4710,12 +4742,11 @@
+++ b/src/gcc/DATESTAMP
@@ -1 +1 @@
-20130411
-+20131207
++20140107
--- a/src/gcc/LINARO-VERSION
+++ b/src/gcc/LINARO-VERSION
-@@ -0,0 +1,2 @@
-+4.7-2013.12
-+
+@@ -0,0 +1 @@
++4.7-2014.01
--- a/src/gcc/Makefile.in
+++ b/src/gcc/Makefile.in
@@ -1848,11 +1848,12 @@
@@ -4752,7 +4783,11 @@
$(SYSTEM_H)
--- a/src/gcc/ada/ChangeLog
+++ b/src/gcc/ada/ChangeLog
-@@ -1,3 +1,23 @@
+@@ -1,3 +1,27 @@
++2013-12-12 Eric Botcazou <ebotcazou@adacore.com>
++
++ * gcc-interface/Make-lang.in (ada/doctools/xgnatugn): Use gnatmake.
++
+2013-10-19 Eric Botcazou <ebotcazou@adacore.com>
+
+ * gcc-interface/utils.c (gnat_set_type_context): New function.
@@ -4776,6 +4811,17 @@
2013-04-11 Release Manager
* GCC 4.7.3 released.
+--- a/src/gcc/ada/gcc-interface/Make-lang.in
++++ b/src/gcc/ada/gcc-interface/Make-lang.in
+@@ -660,7 +660,7 @@
+ ada/doctools/xgnatugn$(build_exeext): ada/xgnatugn.adb
+ -$(MKDIR) ada/doctools
+ $(CP) $^ ada/doctools
+- cd ada/doctools && $(GNATMAKE) -q xgnatugn
++ cd ada/doctools && gnatmake -q xgnatugn
+
+ # Note that doc/gnat_ugn.texi and doc/projects.texi do not depend on
+ # xgnatugn being built so we can distribute a pregenerated doc/gnat_ugn.info
--- a/src/gcc/ada/gcc-interface/trans.c
+++ b/src/gcc/ada/gcc-interface/trans.c
@@ -1901,14 +1901,19 @@
@@ -59177,7 +59223,26 @@
return ix86_select_alt_pic_regnum () == INVALID_REGNUM;
if (crtl->calls_eh_return && maybe_eh_return)
-@@ -11424,30 +11434,6 @@
+@@ -10421,14 +10431,15 @@
+
+ if (r10_live && eax_live)
+ {
+- t = choose_baseaddr (m->fs.sp_offset - allocate);
++ t = plus_constant (stack_pointer_rtx, allocate);
+ emit_move_insn (r10, gen_frame_mem (Pmode, t));
+- t = choose_baseaddr (m->fs.sp_offset - allocate - UNITS_PER_WORD);
++ t = plus_constant (stack_pointer_rtx,
++ allocate - UNITS_PER_WORD);
+ emit_move_insn (eax, gen_frame_mem (Pmode, t));
+ }
+ else if (eax_live || r10_live)
+ {
+- t = choose_baseaddr (m->fs.sp_offset - allocate);
++ t = plus_constant (stack_pointer_rtx, allocate);
+ emit_move_insn ((eax_live ? eax : r10), gen_frame_mem (Pmode, t));
+ }
+ }
+@@ -11424,30 +11435,6 @@
}
}
@@ -59208,7 +59273,7 @@
/* Extract the parts of an RTL expression that is a valid memory address
for an instruction. Return 0 if the structure of the address is
grossly off. Return -1 if the address contains ASHIFT, so it is not
-@@ -11512,7 +11498,7 @@
+@@ -11512,7 +11499,7 @@
base = addr;
else if (GET_CODE (addr) == SUBREG)
{
@@ -59217,7 +59282,7 @@
base = addr;
else
return 0;
-@@ -11570,7 +11556,7 @@
+@@ -11570,7 +11557,7 @@
break;
case SUBREG:
@@ -59226,7 +59291,7 @@
return 0;
/* FALLTHRU */
-@@ -11615,19 +11601,6 @@
+@@ -11615,19 +11602,6 @@
scale = 1 << scale;
retval = -1;
}
@@ -59246,7 +59311,7 @@
else
disp = addr; /* displacement */
-@@ -11636,7 +11609,7 @@
+@@ -11636,7 +11610,7 @@
if (REG_P (index))
;
else if (GET_CODE (index) == SUBREG
@@ -59255,7 +59320,7 @@
;
else
return 0;
-@@ -12115,6 +12088,45 @@
+@@ -12115,6 +12089,45 @@
return false;
}
@@ -59301,7 +59366,7 @@
/* Recognizes RTL expressions that are valid memory addresses for an
instruction. The MODE argument is the machine mode for the MEM
expression that wants to use this address.
-@@ -12130,6 +12142,7 @@
+@@ -12130,6 +12143,7 @@
struct ix86_address parts;
rtx base, index, disp;
HOST_WIDE_INT scale;
@@ -59309,7 +59374,7 @@
if (ix86_decompose_address (addr, &parts) <= 0)
/* Decomposition failed. */
-@@ -12139,21 +12152,14 @@
+@@ -12139,21 +12153,14 @@
index = parts.index;
disp = parts.disp;
scale = parts.scale;
@@ -59334,7 +59399,7 @@
return false;
if ((strict && ! REG_OK_FOR_BASE_STRICT_P (reg))
-@@ -12165,17 +12171,9 @@
+@@ -12165,17 +12172,9 @@
/* Validate index register. */
if (index)
{
@@ -59354,7 +59419,7 @@
return false;
if ((strict && ! REG_OK_FOR_INDEX_STRICT_P (reg))
-@@ -12189,6 +12187,12 @@
+@@ -12189,6 +12188,12 @@
&& GET_MODE (base) != GET_MODE (index))
return false;
@@ -59367,7 +59432,7 @@
/* Validate scale factor. */
if (scale != 1)
{
-@@ -12310,6 +12314,12 @@
+@@ -12310,6 +12315,12 @@
&& !x86_64_immediate_operand (disp, VOIDmode))
/* Displacement is out of range. */
return false;
@@ -59380,7 +59445,7 @@
}
/* Everything looks valid. */
-@@ -13652,8 +13662,6 @@
+@@ -13652,8 +13663,6 @@
Those same assemblers have the same but opposite lossage on cmov. */
if (mode == CCmode)
suffix = fp ? "nbe" : "a";
@@ -59389,7 +59454,7 @@
else
gcc_unreachable ();
break;
-@@ -13675,8 +13683,12 @@
+@@ -13675,8 +13684,12 @@
}
break;
case LTU:
@@ -59404,7 +59469,7 @@
break;
case GE:
switch (mode)
-@@ -13696,20 +13708,20 @@
+@@ -13696,20 +13709,20 @@
}
break;
case GEU:
@@ -59431,7 +59496,7 @@
else
gcc_unreachable ();
break;
-@@ -18057,12 +18069,7 @@
+@@ -18057,12 +18070,7 @@
return CCmode;
case GTU: /* CF=0 & ZF=0 */
case LEU: /* CF=1 | ZF=1 */
@@ -59445,7 +59510,7 @@
/* Codes possibly doable only with sign flag when
comparing against zero. */
case GE: /* SF=OF or SF=0 */
-@@ -20026,7 +20033,7 @@
+@@ -20026,7 +20034,7 @@
vec[i * 2 + 1] = const1_rtx;
}
vt = gen_rtx_CONST_VECTOR (maskmode, gen_rtvec_v (w, vec));
@@ -59454,7 +59519,7 @@
t1 = expand_simple_binop (maskmode, PLUS, t1, vt, t1, 1,
OPTAB_DIRECT);
-@@ -20223,7 +20230,7 @@
+@@ -20223,7 +20231,7 @@
for (i = 0; i < 16; ++i)
vec[i] = GEN_INT (i/e * e);
vt = gen_rtx_CONST_VECTOR (V16QImode, gen_rtvec_v (16, vec));
@@ -59463,7 +59528,7 @@
if (TARGET_XOP)
emit_insn (gen_xop_pperm (mask, mask, mask, vt));
else
-@@ -20234,7 +20241,7 @@
+@@ -20234,7 +20242,7 @@
for (i = 0; i < 16; ++i)
vec[i] = GEN_INT (i % e);
vt = gen_rtx_CONST_VECTOR (V16QImode, gen_rtvec_v (16, vec));
@@ -59472,7 +59537,7 @@
emit_insn (gen_addv16qi3 (mask, mask, vt));
}
-@@ -27199,8 +27206,8 @@
+@@ -27199,8 +27207,8 @@
{ OPTION_MASK_ISA_XOP, CODE_FOR_xop_shlv8hi3, "__builtin_ia32_vpshlw", IX86_BUILTIN_VPSHLW, UNKNOWN, (int)MULTI_ARG_2_HI },
{ OPTION_MASK_ISA_XOP, CODE_FOR_xop_shlv16qi3, "__builtin_ia32_vpshlb", IX86_BUILTIN_VPSHLB, UNKNOWN, (int)MULTI_ARG_2_QI },
@@ -61591,7 +61656,7 @@
#define YY_RESTORE_YY_MORE_OFFSET
char *yytext;
-#line 1 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 1 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 1 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
/* -*- indented-text -*- */
/* Process source files and output type information.
Copyright (C) 2002, 2003, 2004, 2005, 2007, 2008, 2009, 2010
@@ -61600,7 +61665,7 @@
<http://www.gnu.org/licenses/>. */
#define YY_NO_INPUT 1
-#line 25 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 25 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 25 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
#ifdef GENERATOR_FILE
#include "bconfig.h"
#else
@@ -61649,7 +61714,7 @@
register int yy_act;
-#line 63 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 63 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 63 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
/* Do this on entry to yylex(): */
*yylval = 0;
@@ -61667,7 +61732,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 74 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 74 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 74 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
BEGIN(in_struct);
return TYPEDEF;
@@ -61676,7 +61741,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 78 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 78 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 78 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
BEGIN(in_struct);
return STRUCT;
@@ -61685,7 +61750,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 82 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 82 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 82 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
BEGIN(in_struct);
return UNION;
@@ -61694,7 +61759,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 86 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 86 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 86 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
BEGIN(in_struct);
return EXTERN;
@@ -61703,7 +61768,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 90 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 90 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 90 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
BEGIN(in_struct);
return STATIC;
@@ -61712,7 +61777,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 95 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 95 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 95 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
BEGIN(in_struct);
return DEFVEC_OP;
@@ -61721,7 +61786,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 99 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 99 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 99 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
BEGIN(in_struct);
return DEFVEC_I;
@@ -61730,7 +61795,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 103 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 103 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 103 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
BEGIN(in_struct);
return DEFVEC_ALLOC;
@@ -61739,21 +61804,21 @@
case 9:
YY_RULE_SETUP
-#line 111 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 111 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 111 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ BEGIN(in_struct_comment); }
YY_BREAK
case 10:
/* rule 10 can match eol */
YY_RULE_SETUP
-#line 113 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 113 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 113 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ update_lineno (yytext, yyleng); }
YY_BREAK
case 11:
/* rule 11 can match eol */
YY_RULE_SETUP
-#line 114 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 114 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 114 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ lexer_line.line++; }
YY_BREAK
case 12:
@@ -61762,7 +61827,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 116 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 116 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 116 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
/* don't care */
YY_BREAK
case 13:
@@ -61771,7 +61836,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 117 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 117 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 117 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ return GTY_TOKEN; }
YY_BREAK
case 14:
@@ -61780,7 +61845,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 118 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 118 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 118 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ return VEC_TOKEN; }
YY_BREAK
case 15:
@@ -61789,7 +61854,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 119 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 119 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 119 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ return UNION; }
YY_BREAK
case 16:
@@ -61798,7 +61863,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 120 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 120 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 120 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ return STRUCT; }
YY_BREAK
case 17:
@@ -61807,7 +61872,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 121 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 121 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 121 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ return ENUM; }
YY_BREAK
case 18:
@@ -61816,7 +61881,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 122 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 122 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 122 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ return PTR_ALIAS; }
YY_BREAK
case 19:
@@ -61825,13 +61890,13 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 123 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 123 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 123 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ return NESTED_PTR; }
YY_BREAK
case 20:
YY_RULE_SETUP
-#line 124 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 124 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 124 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ return NUM; }
YY_BREAK
case 21:
@@ -61840,7 +61905,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 125 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 125 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 125 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
*yylval = XDUPVAR (const char, yytext, yyleng, yyleng+1);
return PARAM_IS;
@@ -61849,12 +61914,12 @@
(yy_c_buf_p) = yy_cp -= 1;
YY_DO_BEFORE_ACTION; /* set up yytext again */
-#line 131 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 131 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 131 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
case 23:
/* rule 23 can match eol */
YY_RULE_SETUP
-#line 131 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 131 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 131 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
size_t len;
@@ -61863,7 +61928,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 143 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 143 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 143 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
*yylval = XDUPVAR (const char, yytext, yyleng, yyleng+1);
return ID;
@@ -61872,7 +61937,7 @@
/* rule 25 can match eol */
YY_RULE_SETUP
-#line 148 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 148 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 148 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
*yylval = XDUPVAR (const char, yytext+1, yyleng-2, yyleng-1);
return STRING;
@@ -61881,7 +61946,7 @@
/* rule 26 can match eol */
YY_RULE_SETUP
-#line 153 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 153 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 153 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
*yylval = XDUPVAR (const char, yytext+1, yyleng-2, yyleng-1);
return ARRAY;
@@ -61890,7 +61955,7 @@
/* rule 27 can match eol */
YY_RULE_SETUP
-#line 157 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 157 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 157 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
*yylval = XDUPVAR (const char, yytext+1, yyleng-2, yyleng);
return CHAR;
@@ -61899,13 +61964,13 @@
case 28:
YY_RULE_SETUP
-#line 162 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 162 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 162 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ return ELLIPSIS; }
YY_BREAK
case 29:
YY_RULE_SETUP
-#line 163 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 163 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 163 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ return yytext[0]; }
YY_BREAK
/* ignore pp-directives */
@@ -61913,13 +61978,13 @@
/* rule 30 can match eol */
YY_RULE_SETUP
-#line 166 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 166 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 166 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{lexer_line.line++;}
YY_BREAK
case 31:
YY_RULE_SETUP
-#line 168 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 168 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 168 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
error_at_line (&lexer_line, "unexpected character `%s'", yytext);
}
@@ -61928,35 +61993,35 @@
case 32:
YY_RULE_SETUP
-#line 173 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 173 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 173 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ BEGIN(in_comment); }
YY_BREAK
case 33:
/* rule 33 can match eol */
YY_RULE_SETUP
-#line 174 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 174 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 174 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ lexer_line.line++; }
YY_BREAK
case 34:
-#line 176 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 176 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 176 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
case 35:
/* rule 35 can match eol */
-#line 177 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 177 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 177 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
case 36:
/* rule 36 can match eol */
YY_RULE_SETUP
-#line 177 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 177 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 177 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
/* do nothing */
YY_BREAK
case 37:
/* rule 37 can match eol */
YY_RULE_SETUP
-#line 178 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 178 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 178 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ update_lineno (yytext, yyleng); }
YY_BREAK
case 38:
@@ -61965,7 +62030,7 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 179 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 179 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 179 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
/* do nothing */
YY_BREAK
@@ -61973,16 +62038,16 @@
/* rule 39 can match eol */
YY_RULE_SETUP
-#line 182 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 182 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 182 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ lexer_line.line++; }
YY_BREAK
case 40:
-#line 184 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 184 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 184 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
case 41:
YY_RULE_SETUP
-#line 184 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 184 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 184 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
/* do nothing */
YY_BREAK
case 42:
@@ -61991,29 +62056,29 @@
YY_DO_BEFORE_ACTION; /* set up yytext again */
YY_RULE_SETUP
-#line 185 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 185 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 185 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
/* do nothing */
YY_BREAK
case 43:
YY_RULE_SETUP
-#line 187 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 187 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 187 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ BEGIN(INITIAL); }
YY_BREAK
case 44:
YY_RULE_SETUP
-#line 188 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 188 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 188 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{ BEGIN(in_struct); }
YY_BREAK
case 45:
-#line 191 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 191 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 191 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
case 46:
YY_RULE_SETUP
-#line 191 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 191 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 191 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
{
error_at_line (&lexer_line,
"unterminated comment or string; unexpected EOF");
@@ -62022,13 +62087,13 @@
/* rule 47 can match eol */
YY_RULE_SETUP
-#line 196 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 196 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 196 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
/* do nothing */
YY_BREAK
case 48:
YY_RULE_SETUP
-#line 198 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 198 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 198 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
YY_FATAL_ERROR( "flex scanner jammed" );
YY_BREAK
-#line 1654 "gengtype-lex.c"
@@ -62052,7 +62117,7 @@
#define YYTABLES_NAME "yytables"
-#line 198 "/space/rguenther/gcc-4.7.3/gcc-4.7.3/gcc/gengtype-lex.l"
-+#line 198 "/home/collison/gcc-linaro-4.7-2013.12/gcc/gengtype-lex.l"
++#line 198 "/media/lyon/9be1a707-5b7f-46da-9106-e084a5dbb011/ssd/src/GCC/sources/release/4.7-2014.01/gcc-linaro-4.7-2014.01/gcc/gengtype-lex.l"
@@ -65401,7 +65466,22 @@
bool, false)
--- a/src/gcc/testsuite/ChangeLog
+++ b/src/gcc/testsuite/ChangeLog
-@@ -1,3 +1,300 @@
+@@ -1,3 +1,315 @@
++2014-01-03 Joseph Myers <joseph@codesourcery.com>
++
++ * gcc.target/powerpc/rs6000-ldouble-3.c: New test.
++
++2013-12-12 Uros Bizjak <ubizjak@gmail.com>
++
++ Backport from mainline
++ 2013-12-12 Ryan Mansfield <rmansfield@qnx.com>
++
++ PR testsuite/59442
++ * gcc.target/i386/sse2-movapd-1.c: Fix alignment attributes.
++ * gcc.target/i386/sse2-movapd-2.c: Likewise.
++ * gcc.target/i386/avx-vmovapd-256-1.c: Likewise.
++ * gcc.target/i386/avx-vmovapd-256-2.c: Likewise.
++
+2013-12-04 Marek Polacek <polacek@redhat.com>
+
+ PR c/59351
@@ -65702,7 +65782,7 @@
2013-04-11 Release Manager
* GCC 4.7.3 released.
-@@ -54,7 +351,7 @@
+@@ -54,7 +366,7 @@
Backport from mainline
2013-02-27 Andrey Belevantsev <abel@ispras.ru>
@@ -79986,6 +80066,28 @@
+
+/* { dg-final { scan-assembler "lslne" } } */
+/* { dg-final { scan-assembler "asrne" } } */
+--- a/src/gcc/testsuite/gcc.target/i386/avx-vmovapd-256-1.c
++++ b/src/gcc/testsuite/gcc.target/i386/avx-vmovapd-256-1.c
+@@ -15,7 +15,7 @@
+ avx_test (void)
+ {
+ union256d u;
+- double e [4] __attribute__ ((aligned (8))) = {41124.234,2344.2354,8653.65635,856.43576};
++ double e [4] __attribute__ ((aligned (32))) = {41124.234,2344.2354,8653.65635,856.43576};
+
+ u.x = test (e);
+
+--- a/src/gcc/testsuite/gcc.target/i386/avx-vmovapd-256-2.c
++++ b/src/gcc/testsuite/gcc.target/i386/avx-vmovapd-256-2.c
+@@ -15,7 +15,7 @@
+ avx_test (void)
+ {
+ union256d u;
+- double e [4] __attribute__ ((aligned (8))) = {0.0};
++ double e [4] __attribute__ ((aligned (32))) = {0.0};
+
+ u.x = _mm256_set_pd (39578.467285, 7856.342941, 85632.783567, 47563.234215);
+
--- a/src/gcc/testsuite/gcc.target/i386/builtin-bswap-4.c
+++ b/src/gcc/testsuite/gcc.target/i386/builtin-bswap-4.c
@@ -0,0 +1,8 @@
@@ -80163,6 +80265,28 @@
+{
+ return __builtin_ilogbl (x);
+}
+--- a/src/gcc/testsuite/gcc.target/i386/sse2-movapd-1.c
++++ b/src/gcc/testsuite/gcc.target/i386/sse2-movapd-1.c
+@@ -25,7 +25,7 @@
+ TEST (void)
+ {
+ union128d u;
+- double e[2] __attribute__ ((aligned (8))) = {2134.3343,1234.635654};
++ double e[2] __attribute__ ((aligned (16))) = {2134.3343,1234.635654};
+
+ u.x = test (e);
+
+--- a/src/gcc/testsuite/gcc.target/i386/sse2-movapd-2.c
++++ b/src/gcc/testsuite/gcc.target/i386/sse2-movapd-2.c
+@@ -25,7 +25,7 @@
+ TEST (void)
+ {
+ union128d u;
+- double e[2] __attribute__ ((aligned (8))) = {0.0};
++ double e[2] __attribute__ ((aligned (16))) = {0.0};
+
+ u.x = _mm_set_pd (2134.3343,1234.635654);
+
--- a/src/gcc/testsuite/gcc.target/i386/xop-frczX.c
+++ b/src/gcc/testsuite/gcc.target/i386/xop-frczX.c
@@ -0,0 +1,60 @@
@@ -80252,6 +80376,30 @@
+ for (i = 0; i < n; i++)
+ ptr[i] += modify (value);
+}
+--- a/src/gcc/testsuite/gcc.target/powerpc/rs6000-ldouble-3.c
++++ b/src/gcc/testsuite/gcc.target/powerpc/rs6000-ldouble-3.c
+@@ -0,0 +1,21 @@
++/* Test accuracy of long double division (glibc bug 15396). */
++/* { dg-do run { target powerpc*-*-linux* powerpc*-*-darwin* powerpc*-*-aix* rs6000-*-* } } */
++/* { dg-options "-mlong-double-128" } */
++
++extern void exit (int);
++extern void abort (void);
++
++volatile long double a = 0x1p-1024L;
++volatile long double b = 0x3p-53L;
++volatile long double r;
++volatile long double expected = 0x1.55555555555555555555555555p-973L;
++
++int
++main (void)
++{
++ r = a / b;
++ /* Allow error up to 2ulp. */
++ if (__builtin_fabsl (r - expected) > 0x1p-1073L)
++ abort ();
++ exit (0);
++}
--- a/src/gcc/testsuite/gcc.target/sh/pr57108.c
+++ b/src/gcc/testsuite/gcc.target/sh/pr57108.c
@@ -0,0 +1,19 @@
@@ -83694,29 +83842,34 @@
#else
/* We only have one accellerated alternative. Use a direct call so that
-Binary files gcc-4.7.3/libcpp/po/be.gmo and gcc-linaro-4.7-2013.12/libcpp/po/be.gmo differ
-Binary files gcc-4.7.3/libcpp/po/ca.gmo and gcc-linaro-4.7-2013.12/libcpp/po/ca.gmo differ
-Binary files gcc-4.7.3/libcpp/po/da.gmo and gcc-linaro-4.7-2013.12/libcpp/po/da.gmo differ
-Binary files gcc-4.7.3/libcpp/po/de.gmo and gcc-linaro-4.7-2013.12/libcpp/po/de.gmo differ
-Binary files gcc-4.7.3/libcpp/po/el.gmo and gcc-linaro-4.7-2013.12/libcpp/po/el.gmo differ
-Binary files gcc-4.7.3/libcpp/po/eo.gmo and gcc-linaro-4.7-2013.12/libcpp/po/eo.gmo differ
-Binary files gcc-4.7.3/libcpp/po/es.gmo and gcc-linaro-4.7-2013.12/libcpp/po/es.gmo differ
-Binary files gcc-4.7.3/libcpp/po/fi.gmo and gcc-linaro-4.7-2013.12/libcpp/po/fi.gmo differ
-Binary files gcc-4.7.3/libcpp/po/fr.gmo and gcc-linaro-4.7-2013.12/libcpp/po/fr.gmo differ
-Binary files gcc-4.7.3/libcpp/po/id.gmo and gcc-linaro-4.7-2013.12/libcpp/po/id.gmo differ
-Binary files gcc-4.7.3/libcpp/po/ja.gmo and gcc-linaro-4.7-2013.12/libcpp/po/ja.gmo differ
-Binary files gcc-4.7.3/libcpp/po/nl.gmo and gcc-linaro-4.7-2013.12/libcpp/po/nl.gmo differ
-Binary files gcc-4.7.3/libcpp/po/ru.gmo and gcc-linaro-4.7-2013.12/libcpp/po/ru.gmo differ
-Binary files gcc-4.7.3/libcpp/po/sr.gmo and gcc-linaro-4.7-2013.12/libcpp/po/sr.gmo differ
-Binary files gcc-4.7.3/libcpp/po/sv.gmo and gcc-linaro-4.7-2013.12/libcpp/po/sv.gmo differ
-Binary files gcc-4.7.3/libcpp/po/tr.gmo and gcc-linaro-4.7-2013.12/libcpp/po/tr.gmo differ
-Binary files gcc-4.7.3/libcpp/po/uk.gmo and gcc-linaro-4.7-2013.12/libcpp/po/uk.gmo differ
-Binary files gcc-4.7.3/libcpp/po/vi.gmo and gcc-linaro-4.7-2013.12/libcpp/po/vi.gmo differ
-Binary files gcc-4.7.3/libcpp/po/zh_CN.gmo and gcc-linaro-4.7-2013.12/libcpp/po/zh_CN.gmo differ
-Binary files gcc-4.7.3/libcpp/po/zh_TW.gmo and gcc-linaro-4.7-2013.12/libcpp/po/zh_TW.gmo differ
+Binary files gcc-4.7.3/libcpp/po/be.gmo and gcc-linaro-4.7-2014.01/libcpp/po/be.gmo differ
+Binary files gcc-4.7.3/libcpp/po/ca.gmo and gcc-linaro-4.7-2014.01/libcpp/po/ca.gmo differ
+Binary files gcc-4.7.3/libcpp/po/da.gmo and gcc-linaro-4.7-2014.01/libcpp/po/da.gmo differ
+Binary files gcc-4.7.3/libcpp/po/de.gmo and gcc-linaro-4.7-2014.01/libcpp/po/de.gmo differ
+Binary files gcc-4.7.3/libcpp/po/el.gmo and gcc-linaro-4.7-2014.01/libcpp/po/el.gmo differ
+Binary files gcc-4.7.3/libcpp/po/eo.gmo and gcc-linaro-4.7-2014.01/libcpp/po/eo.gmo differ
+Binary files gcc-4.7.3/libcpp/po/es.gmo and gcc-linaro-4.7-2014.01/libcpp/po/es.gmo differ
+Binary files gcc-4.7.3/libcpp/po/fi.gmo and gcc-linaro-4.7-2014.01/libcpp/po/fi.gmo differ
+Binary files gcc-4.7.3/libcpp/po/fr.gmo and gcc-linaro-4.7-2014.01/libcpp/po/fr.gmo differ
+Binary files gcc-4.7.3/libcpp/po/id.gmo and gcc-linaro-4.7-2014.01/libcpp/po/id.gmo differ
+Binary files gcc-4.7.3/libcpp/po/ja.gmo and gcc-linaro-4.7-2014.01/libcpp/po/ja.gmo differ
+Binary files gcc-4.7.3/libcpp/po/nl.gmo and gcc-linaro-4.7-2014.01/libcpp/po/nl.gmo differ
+Binary files gcc-4.7.3/libcpp/po/ru.gmo and gcc-linaro-4.7-2014.01/libcpp/po/ru.gmo differ
+Binary files gcc-4.7.3/libcpp/po/sr.gmo and gcc-linaro-4.7-2014.01/libcpp/po/sr.gmo differ
+Binary files gcc-4.7.3/libcpp/po/sv.gmo and gcc-linaro-4.7-2014.01/libcpp/po/sv.gmo differ
+Binary files gcc-4.7.3/libcpp/po/tr.gmo and gcc-linaro-4.7-2014.01/libcpp/po/tr.gmo differ
+Binary files gcc-4.7.3/libcpp/po/uk.gmo and gcc-linaro-4.7-2014.01/libcpp/po/uk.gmo differ
+Binary files gcc-4.7.3/libcpp/po/vi.gmo and gcc-linaro-4.7-2014.01/libcpp/po/vi.gmo differ
+Binary files gcc-4.7.3/libcpp/po/zh_CN.gmo and gcc-linaro-4.7-2014.01/libcpp/po/zh_CN.gmo differ
+Binary files gcc-4.7.3/libcpp/po/zh_TW.gmo and gcc-linaro-4.7-2014.01/libcpp/po/zh_TW.gmo differ
--- a/src/libgcc/ChangeLog
+++ b/src/libgcc/ChangeLog
-@@ -1,3 +1,55 @@
+@@ -1,3 +1,60 @@
++2014-01-03 Joseph Myers <joseph@codesourcery.com>
++
++ * config/rs6000/ibm-ldouble.c (__gcc_qdiv): Scale up arguments in
++ case of small numerator and finite nonzero result.
++
+2013-11-10 Kai Tietz <ktietz@redhat.com>
+
+ Back-merged from trunk
@@ -83772,7 +83925,7 @@ Binary files gcc-4.7.3/libcpp/po/zh_TW.gmo and gcc-linaro-4.7-2013.12/libcpp/po/
2013-04-11 Release Manager
* GCC 4.7.3 released.
-@@ -14,7 +66,8 @@
+@@ -14,7 +71,8 @@
PR target/49880
* config/sh/lib1funcs.S (sdivsi3_i4, udivsi3_i4): Enable for SH2A.
@@ -84854,6 +85007,26 @@ Binary files gcc-4.7.3/libcpp/po/zh_TW.gmo and gcc-linaro-4.7-2013.12/libcpp/po/
<http://www.gnu.org/licenses/>. */
/* This file contains functions which implement divsi3 and modsi3 for
+--- a/src/libgcc/config/rs6000/ibm-ldouble.c
++++ b/src/libgcc/config/rs6000/ibm-ldouble.c
+@@ -189,7 +189,16 @@
+ || nonfinite (t))
+ return t;
+
+- /* Finite nonzero result requires corrections to the highest order term. */
++ /* Finite nonzero result requires corrections to the highest order
++ term. These corrections require the low part of c * t to be
++ exactly represented in double. */
++ if (fabs (a) <= 0x1p-969)
++ {
++ a *= 0x1p106;
++ b *= 0x1p106;
++ c *= 0x1p106;
++ d *= 0x1p106;
++ }
+
+ s = c * t; /* (s,sigma) = c*t exactly. */
+ w = -(-b + d * t); /* Written to get fnmsub for speed, but not
--- a/src/libgcc/config/tilepro/atomic.h
+++ b/src/libgcc/config/tilepro/atomic.h
@@ -1,6 +1,5 @@
diff --git a/debian/patches/hjl-x32-gcc-4_7-branch.diff b/debian/patches/hjl-x32-gcc-4_7-branch.diff
index d68ba1f..637c26e 100644
--- a/debian/patches/hjl-x32-gcc-4_7-branch.diff
+++ b/debian/patches/hjl-x32-gcc-4_7-branch.diff
@@ -2581,24 +2581,6 @@
;;
ppc64-*linux*|powerpc64-*linux*)
LD="${LD-ld} -m elf32ppclinux"
-@@ -18046,7 +18053,7 @@ else
- lt_dlunknown=0; lt_dlno_uscore=1; lt_dlneed_uscore=2
- lt_status=$lt_dlunknown
- cat > conftest.$ac_ext <<_LT_EOF
--#line 18049 "configure"
-+#line 18056 "configure"
- #include "confdefs.h"
-
- #if HAVE_DLFCN_H
-@@ -18152,7 +18159,7 @@ else
- lt_dlunknown=0; lt_dlno_uscore=1; lt_dlneed_uscore=2
- lt_status=$lt_dlunknown
- cat > conftest.$ac_ext <<_LT_EOF
--#line 18155 "configure"
-+#line 18162 "configure"
- #include "confdefs.h"
-
- #if HAVE_DLFCN_H
--- a/src/gcc/dwarf2out.c
+++ b/src/gcc/dwarf2out.c
@@ -10183,7 +10183,9 @@ dbx_reg_number (const_rtx rtl)
diff --git a/debian/patches/svn-updates-linaro.diff b/debian/patches/svn-updates-linaro.diff
index 32b4168..8d0e5e9 100644
--- a/debian/patches/svn-updates-linaro.diff
+++ b/debian/patches/svn-updates-linaro.diff
@@ -1,64 +1,843 @@
-# DP: updates from the 4.7 branch upto 20140112 (r206563).
+# DP: updates from the 4.7 branch upto 20140222 (r208044).
last_updated()
{
cat > ${dir}LAST_UPDATED <<EOF
-Sun Jan 12 10:47:48 CET 2014
-Sun Jan 12 09:47:48 UTC 2014 (revision 206563)
+Sat Feb 22 17:58:25 CET 2014
+Sat Feb 22 16:58:25 UTC 2014 (revision 208044)
EOF
}
-LANG=C svn diff svn://gcc.gnu.org/svn/gcc/branches/gcc-4_7-branch@205768 svn://gcc.gnu.org/svn/gcc/branches/gcc-4_7-branch \
+LANG=C svn diff svn://gcc.gnu.org/svn/gcc/branches/gcc-4_7-branch@206380 svn://gcc.gnu.org/svn/gcc/branches/gcc-4_7-branch \
| sed -r 's,^--- (\S+)\t(\S+)(.*)$,--- a/src/\1\t\2,;s,^\+\+\+ (\S+)\t(\S+)(.*)$,+++ b/src/\1\t\2,' \
| awk '/^Index:.*\.(class|texi)/ {skip=1; next} /^Index:/ { skip=0 } skip==0'
+Index: contrib/ChangeLog
+===================================================================
+--- a/src/contrib/ChangeLog (revision
++++ b/src/contrib/ChangeLog (revision
+@@ -1,3 +1,10 @@
++2014-02-02 Uros Bizjak <ubizjak@gmail.com>
++
++ Backport from mainline
++ 2012-05-09 David Edelsohn <dje.gcc@gmail.com>
++
++ * gcc_update: Use $GCC_SVN to retrieve branch and revision.
++
+ 2013-04-11 Release Manager
+
+ * GCC 4.7.3 released.
+Index: contrib/gcc_update
+===================================================================
+--- a/src/contrib/gcc_update (revision
++++ b/src/contrib/gcc_update (revision
+@@ -367,8 +367,8 @@
+ exit 1
+ fi
+
+- revision=`svn info | awk '/Revision:/ { print $2 }'`
+- branch=`svn info | sed -ne "/URL:/ {
++ revision=`$GCC_SVN info | awk '/Revision:/ { print $2 }'`
++ branch=`$GCC_SVN info | sed -ne "/^URL:/ {
+ s,.*/trunk,trunk,
+ s,.*/branches/,,
+ s,.*/tags/,,
+Index: libgcc/config.host
+===================================================================
+--- a/src/libgcc/config.host (revision
++++ b/src/libgcc/config.host (revision
+@@ -1127,7 +1127,7 @@
+ extra_parts="$extra_parts crti.o crtn.o"
+ ;;
+ xtensa*-*-linux*)
+- tmake_file="$tmake_file xtensa/t-xtensa xtensa/t-linux"
++ tmake_file="$tmake_file xtensa/t-xtensa xtensa/t-linux t-slibgcc-libgcc"
+ md_unwind_header=xtensa/linux-unwind.h
+ ;;
+ am33_2.0-*-linux*)
Index: libgcc/ChangeLog
===================================================================
--- a/src/libgcc/ChangeLog (revision
+++ b/src/libgcc/ChangeLog (revision
-@@ -1,3 +1,8 @@
-+2014-01-03 Joseph Myers <joseph@codesourcery.com>
+@@ -1,3 +1,111 @@
++2014-01-25 Walter Lee <walt@tilera.com>
++
++ Backport from mainline
++ 2014-01-25 Walter Lee <walt@tilera.com>
++
++ * config/tilepro/atomic.c (pre_atomic_barrier): Mark inline.
++ (post_atomic_barrier): Ditto.
++ (__fetch_and_do): New macro.
++ (__atomic_fetch_and_do): Use __fetch_and_do.
++ (__sync_fetch_and_do): New macro.
++ (__sync_fetch_and_add_4): New function.
++ (__sync_fetch_and_sub_4): New function.
++ (__sync_fetch_and_or_4): New function.
++ (__sync_fetch_and_and_4): New function.
++ (__sync_fetch_and_xor_4): New function.
++ (__sync_fetch_and_nand_4): New function.
++ (__sync_fetch_and_add_8): New function.
++ (__sync_fetch_and_sub_8): New function.
++ (__sync_fetch_and_or_8): New function.
++ (__sync_fetch_and_and_8): New function.
++ (__sync_fetch_and_xor_8): New function.
++ (__sync_fetch_and_nand_8): New function.
++ (__do_and_fetch): New macro.
++ (__atomic_do_and_fetch): Use __do_and_fetch.
++ (__sync_do_and_fetch): New macro.
++ (__sync_add_and_fetch_4): New function.
++ (__sync_sub_and_fetch_4): New function.
++ (__sync_or_and_fetch_4): New function.
++ (__sync_and_and_fetch_4): New function.
++ (__sync_xor_and_fetch_4): New function.
++ (__sync_nand_and_fetch_4): New function.
++ (__sync_add_and_fetch_8): New function.
++ (__sync_sub_and_fetch_8): New function.
++ (__sync_or_and_fetch_8): New function.
++ (__sync_and_and_fetch_8): New function.
++ (__sync_xor_and_fetch_8): New function.
++ (__sync_nand_and_fetch_8): New function.
++ (__sync_exchange_methods): New macro.
++ (__sync_val_compare_and_swap_4): New function.
++ (__sync_bool_compare_and_swap_4): New function.
++ (__sync_lock_test_and_test_4): New function.
++ (__sync_val_compare_and_swap_8): New function.
++ (__sync_bool_compare_and_swap_8): New function.
++ (__sync_lock_test_and_test_8): New function.
++ (__subword_cmpxchg_body): New macro.
++ (__atomic_compare_exchange_1): Use __subword_cmpxchg_body.
++ (__atomic_compare_exchange_2): Ditto.
++ (__sync_subword_cmpxchg): New macro.
++ (__sync_val_compare_and_swap_1): New function.
++ (__sync_bool_compare_and_swap_1): New function.
++ (__sync_val_compare_and_swap_2): New function.
++ (__sync_bool_compare_and_swap_2): New function.
++ (__atomic_subword): Rename to ...
++ (__subword): ... New name.
++ (__atomic_subword_fetch): Use __subword.
++ (__sync_subword_fetch): New macro.
++ (__sync_fetch_and_add_1): New function.
++ (__sync_fetch_and_sub_1): New function.
++ (__sync_fetch_and_or_1): New function.
++ (__sync_fetch_and_and_1): New function.
++ (__sync_fetch_and_xor_1): New function.
++ (__sync_fetch_and_nand_1): New function.
++ (__sync_fetch_and_add_2): New function.
++ (__sync_fetch_and_sub_2): New function.
++ (__sync_fetch_and_or_2): New function.
++ (__sync_fetch_and_and_2): New function.
++ (__sync_fetch_and_xor_2): New function.
++ (__sync_fetch_and_nand_2): New function.
++ (__sync_add_and_fetch_1): New function.
++ (__sync_sub_and_fetch_1): New function.
++ (__sync_or_and_fetch_1): New function.
++ (__sync_and_and_fetch_1): New function.
++ (__sync_xor_and_fetch_1): New function.
++ (__sync_nand_and_fetch_1): New function.
++ (__sync_add_and_fetch_2): New function.
++ (__sync_sub_and_fetch_2): New function.
++ (__sync_or_and_fetch_2): New function.
++ (__sync_and_and_fetch_2): New function.
++ (__sync_xor_and_fetch_2): New function.
++ (__sync_nand_and_fetch_2): New function.
++ (__atomic_subword_lock): Use __subword.
++ (__sync_subword_lock): New macro.
++ (__sync_lock_test_and_set_1): New function.
++ (__sync_lock_test_and_set_2): New function.
++
++2014-01-25 Walter Lee <walt@tilera.com>
++
++ Backport from mainline
++ 2014-01-25 Walter Lee <walt@tilera.com>
++
++ * config/tilepro/atomic.c (BIT_OFFSET): Define.
++ (__atomic_subword_cmpxchg): Use BIT_OFFSET.
++ (__atomic_subword): Ditto.
++
++2014-01-25 Walter Lee <walt@tilera.com>
++
++ Backport from mainline
++ 2014-01-25 Walter Lee <walt@tilera.com>
++
++ * config/tilepro/atomic.c (__atomic_do_and_fetch): Add
++ a prefix op argument.
++ (__atomic_nand_fetch_4): Add prefix op.
++ (__atomic_nand_fetch_8): Ditto.
++
++2014-01-21 Baruch Siach <barch@tkos.co.il>
+
-+ * config/rs6000/ibm-ldouble.c (__gcc_qdiv): Scale up arguments in
-+ case of small numerator and finite nonzero result.
++ * config.host (tmake_file): add t-slibgcc-libgcc for xtensa*-*-linux*.
+
- 2013-11-10 Kai Tietz <ktietz@redhat.com>
+ 2014-01-03 Joseph Myers <joseph@codesourcery.com>
- Back-merged from trunk
-Index: libgcc/config/rs6000/ibm-ldouble.c
+ * config/rs6000/ibm-ldouble.c (__gcc_qdiv): Scale up arguments in
+Index: libgcc/config/tilepro/atomic.c
===================================================================
---- a/src/libgcc/config/rs6000/ibm-ldouble.c (revision
-+++ b/src/libgcc/config/rs6000/ibm-ldouble.c (revision
-@@ -189,7 +189,16 @@
- || nonfinite (t))
- return t;
+--- a/src/libgcc/config/tilepro/atomic.c (revision
++++ b/src/libgcc/config/tilepro/atomic.c (revision
+@@ -29,7 +29,7 @@
+ /* This code should be inlined by the compiler, but for now support
+ it as out-of-line methods in libgcc. */
-- /* Finite nonzero result requires corrections to the highest order term. */
-+ /* Finite nonzero result requires corrections to the highest order
-+ term. These corrections require the low part of c * t to be
-+ exactly represented in double. */
-+ if (fabs (a) <= 0x1p-969)
-+ {
-+ a *= 0x1p106;
-+ b *= 0x1p106;
-+ c *= 0x1p106;
-+ d *= 0x1p106;
-+ }
+-static void
++static inline void
+ pre_atomic_barrier (int model)
+ {
+ switch ((enum memmodel) model)
+@@ -45,7 +45,7 @@
+ return;
+ }
+
+-static void
++static inline void
+ post_atomic_barrier (int model)
+ {
+ switch ((enum memmodel) model)
+@@ -63,16 +63,21 @@
+
+ #define __unused __attribute__((unused))
+
+-#define __atomic_fetch_and_do(type, size, opname) \
+-type \
+-__atomic_fetch_##opname##_##size(type* p, type i, int model) \
++#define __fetch_and_do(proto, type, size, opname, top, bottom) \
++proto \
+ { \
+- pre_atomic_barrier(model); \
++ top; \
+ type rv = arch_atomic_##opname(p, i); \
+- post_atomic_barrier(model); \
++ bottom; \
+ return rv; \
+ }
+
++#define __atomic_fetch_and_do(type, size, opname) \
++ __fetch_and_do(type __atomic_fetch_##opname##_##size(type* p, type i, int model), \
++ type, size, opname, \
++ pre_atomic_barrier(model), \
++ post_atomic_barrier(model)) \
++
+ __atomic_fetch_and_do (int, 4, add)
+ __atomic_fetch_and_do (int, 4, sub)
+ __atomic_fetch_and_do (int, 4, or)
+@@ -85,27 +90,73 @@
+ __atomic_fetch_and_do (long long, 8, and)
+ __atomic_fetch_and_do (long long, 8, xor)
+ __atomic_fetch_and_do (long long, 8, nand)
+-#define __atomic_do_and_fetch(type, size, opname, op) \
+-type \
+-__atomic_##opname##_fetch_##size(type* p, type i, int model) \
+-{ \
+- pre_atomic_barrier(model); \
+- type rv = arch_atomic_##opname(p, i) op i; \
+- post_atomic_barrier(model); \
+- return rv; \
++
++#define __sync_fetch_and_do(type, size, opname) \
++ __fetch_and_do(type __sync_fetch_and_##opname##_##size(type* p, type i), \
++ type, size, opname, \
++ arch_atomic_write_barrier(), \
++ arch_atomic_read_barrier())
++
++__sync_fetch_and_do (int, 4, add)
++__sync_fetch_and_do (int, 4, sub)
++__sync_fetch_and_do (int, 4, or)
++__sync_fetch_and_do (int, 4, and)
++__sync_fetch_and_do (int, 4, xor)
++__sync_fetch_and_do (int, 4, nand)
++__sync_fetch_and_do (long long, 8, add)
++__sync_fetch_and_do (long long, 8, sub)
++__sync_fetch_and_do (long long, 8, or)
++__sync_fetch_and_do (long long, 8, and)
++__sync_fetch_and_do (long long, 8, xor)
++__sync_fetch_and_do (long long, 8, nand)
++
++#define __do_and_fetch(proto, type, size, opname, op, op2, top, bottom) \
++proto \
++{ \
++ top; \
++ type rv = op2 (arch_atomic_##opname(p, i) op i); \
++ bottom; \
++ return rv; \
+ }
+-__atomic_do_and_fetch (int, 4, add, +)
+-__atomic_do_and_fetch (int, 4, sub, -)
+-__atomic_do_and_fetch (int, 4, or, |)
+-__atomic_do_and_fetch (int, 4, and, &)
+-__atomic_do_and_fetch (int, 4, xor, |)
+-__atomic_do_and_fetch (int, 4, nand, &)
+-__atomic_do_and_fetch (long long, 8, add, +)
+-__atomic_do_and_fetch (long long, 8, sub, -)
+-__atomic_do_and_fetch (long long, 8, or, |)
+-__atomic_do_and_fetch (long long, 8, and, &)
+-__atomic_do_and_fetch (long long, 8, xor, |)
+-__atomic_do_and_fetch (long long, 8, nand, &)
++
++#define __atomic_do_and_fetch(type, size, opname, op, op2) \
++ __do_and_fetch(type __atomic_##opname##_fetch_##size(type* p, type i, int model), \
++ type, size, opname, op, op2, \
++ pre_atomic_barrier(model), \
++ post_atomic_barrier(model)) \
++
++__atomic_do_and_fetch (int, 4, add, +, )
++__atomic_do_and_fetch (int, 4, sub, -, )
++__atomic_do_and_fetch (int, 4, or, |, )
++__atomic_do_and_fetch (int, 4, and, &, )
++__atomic_do_and_fetch (int, 4, xor, |, )
++__atomic_do_and_fetch (int, 4, nand, &, ~)
++__atomic_do_and_fetch (long long, 8, add, +, )
++__atomic_do_and_fetch (long long, 8, sub, -, )
++__atomic_do_and_fetch (long long, 8, or, |, )
++__atomic_do_and_fetch (long long, 8, and, &, )
++__atomic_do_and_fetch (long long, 8, xor, |, )
++__atomic_do_and_fetch (long long, 8, nand, &, ~)
++
++#define __sync_do_and_fetch(type, size, opname, op, op2) \
++ __do_and_fetch(type __sync_##opname##_and_fetch_##size(type* p, type i), \
++ type, size, opname, op, op2, \
++ arch_atomic_write_barrier(), \
++ arch_atomic_read_barrier()) \
++
++__sync_do_and_fetch (int, 4, add, +, )
++__sync_do_and_fetch (int, 4, sub, -, )
++__sync_do_and_fetch (int, 4, or, |, )
++__sync_do_and_fetch (int, 4, and, &, )
++__sync_do_and_fetch (int, 4, xor, |, )
++__sync_do_and_fetch (int, 4, nand, &, ~)
++__sync_do_and_fetch (long long, 8, add, +, )
++__sync_do_and_fetch (long long, 8, sub, -, )
++__sync_do_and_fetch (long long, 8, or, |, )
++__sync_do_and_fetch (long long, 8, and, &, )
++__sync_do_and_fetch (long long, 8, xor, |, )
++__sync_do_and_fetch (long long, 8, nand, &, ~)
++
+ #define __atomic_exchange_methods(type, size) \
+ bool \
+ __atomic_compare_exchange_##size(volatile type* ptr, type* oldvalp, \
+@@ -129,49 +180,117 @@
+ post_atomic_barrier(model); \
+ return retval; \
+ }
++
+ __atomic_exchange_methods (int, 4)
+ __atomic_exchange_methods (long long, 8)
- s = c * t; /* (s,sigma) = c*t exactly. */
- w = -(-b + d * t); /* Written to get fnmsub for speed, but not
++#define __sync_exchange_methods(type, size) \
++type \
++__sync_val_compare_and_swap_##size(type* ptr, type oldval, type newval) \
++{ \
++ arch_atomic_write_barrier(); \
++ type retval = arch_atomic_val_compare_and_exchange(ptr, oldval, newval); \
++ arch_atomic_read_barrier(); \
++ return retval; \
++} \
++ \
++bool \
++__sync_bool_compare_and_swap_##size(type* ptr, type oldval, type newval) \
++{ \
++ arch_atomic_write_barrier(); \
++ bool retval = arch_atomic_bool_compare_and_exchange(ptr, oldval, newval); \
++ arch_atomic_read_barrier(); \
++ return retval; \
++} \
++ \
++type \
++__sync_lock_test_and_set_##size(type* ptr, type val) \
++{ \
++ type retval = arch_atomic_exchange(ptr, val); \
++ arch_atomic_acquire_barrier_value(retval); \
++ return retval; \
++}
++
++__sync_exchange_methods (int, 4)
++__sync_exchange_methods (long long, 8)
++
++#ifdef __LITTLE_ENDIAN__
++#define BIT_OFFSET(n, type) ((n) * 8)
++#else
++#define BIT_OFFSET(n, type) ((4 - sizeof(type) - (n)) * 8)
++#endif
++
+ /* Subword methods require the same approach for both TILEPro and
+ TILE-Gx. We load the background data for the word, insert the
+ desired subword piece, then compare-and-exchange it into place. */
+ #define u8 unsigned char
+ #define u16 unsigned short
++
++#define __subword_cmpxchg_body(type, size, ptr, guess, val) \
++ ({ \
++ unsigned int *p = (unsigned int *)((unsigned long)ptr & ~3UL); \
++ const int shift = BIT_OFFSET((unsigned long)ptr & 3UL, type); \
++ const unsigned int valmask = (1 << (sizeof(type) * 8)) - 1; \
++ const unsigned int bgmask = ~(valmask << shift); \
++ unsigned int oldword = *p; \
++ type oldval = (oldword >> shift) & valmask; \
++ if (__builtin_expect((oldval == guess), 1)) { \
++ unsigned int word = (oldword & bgmask) | ((val & valmask) << shift); \
++ oldword = arch_atomic_val_compare_and_exchange(p, oldword, word); \
++ oldval = (oldword >> shift) & valmask; \
++ } \
++ oldval; \
++ }) \
++
+ #define __atomic_subword_cmpxchg(type, size) \
+ \
+ bool \
+-__atomic_compare_exchange_##size(volatile type* ptr, type* guess, \
++__atomic_compare_exchange_##size(volatile type* ptr, type* guess_ptr, \
+ type val, bool weak __unused, int models, \
+ int modelf __unused) \
+ { \
+ pre_atomic_barrier(models); \
+- unsigned int *p = (unsigned int *)((unsigned long)ptr & ~3UL); \
+- const int shift = ((unsigned long)ptr & 3UL) * 8; \
+- const unsigned int valmask = (1 << (sizeof(type) * 8)) - 1; \
+- const unsigned int bgmask = ~(valmask << shift); \
+- unsigned int oldword = *p; \
+- type oldval = (oldword >> shift) & valmask; \
+- if (__builtin_expect((oldval == *guess), 1)) { \
+- unsigned int word = (oldword & bgmask) | ((val & valmask) << shift); \
+- oldword = arch_atomic_val_compare_and_exchange(p, oldword, word); \
+- oldval = (oldword >> shift) & valmask; \
+- } \
++ type guess = *guess_ptr; \
++ type oldval = __subword_cmpxchg_body(type, size, ptr, guess, val); \
+ post_atomic_barrier(models); \
+- bool success = (oldval == *guess); \
+- *guess = oldval; \
++ bool success = (oldval == guess); \
++ *guess_ptr = oldval; \
+ return success; \
+ }
++
+ __atomic_subword_cmpxchg (u8, 1)
+ __atomic_subword_cmpxchg (u16, 2)
++
++#define __sync_subword_cmpxchg(type, size) \
++ \
++type \
++__sync_val_compare_and_swap_##size(type* ptr, type guess, type val) \
++{ \
++ arch_atomic_write_barrier(); \
++ type oldval = __subword_cmpxchg_body(type, size, ptr, guess, val); \
++ arch_atomic_read_barrier(); \
++ return oldval; \
++} \
++ \
++bool \
++__sync_bool_compare_and_swap_##size(type* ptr, type guess, type val) \
++{ \
++ type oldval = __sync_val_compare_and_swap_##size(ptr, guess, val); \
++ return oldval == guess; \
++}
++
++__sync_subword_cmpxchg (u8, 1)
++__sync_subword_cmpxchg (u16, 2)
++
+ /* For the atomic-update subword methods, we use the same approach as
+ above, but we retry until we succeed if the compare-and-exchange
+ fails. */
+-#define __atomic_subword(type, proto, top, expr, bottom) \
++#define __subword(type, proto, top, expr, bottom) \
+ proto \
+ { \
+ top \
+ unsigned int *p = (unsigned int *)((unsigned long)ptr & ~3UL); \
+- const int shift = ((unsigned long)ptr & 3UL) * 8; \
++ const int shift = BIT_OFFSET((unsigned long)ptr & 3UL, type); \
+ const unsigned int valmask = (1 << (sizeof(type) * 8)) - 1; \
+ const unsigned int bgmask = ~(valmask << shift); \
+ unsigned int oldword, xword = *p; \
+@@ -185,42 +304,93 @@
+ } while (__builtin_expect(xword != oldword, 0)); \
+ bottom \
+ }
++
+ #define __atomic_subword_fetch(type, funcname, expr, retval) \
+- __atomic_subword(type, \
+- type __atomic_ ## funcname(volatile type *ptr, type i, int model), \
+- pre_atomic_barrier(model);, \
+- expr, \
+- post_atomic_barrier(model); return retval;)
++ __subword(type, \
++ type __atomic_ ## funcname(volatile type *ptr, type i, int model), \
++ pre_atomic_barrier(model);, \
++ expr, \
++ post_atomic_barrier(model); return retval;)
++
+ __atomic_subword_fetch (u8, fetch_add_1, oldval + i, oldval)
+ __atomic_subword_fetch (u8, fetch_sub_1, oldval - i, oldval)
+ __atomic_subword_fetch (u8, fetch_or_1, oldval | i, oldval)
+ __atomic_subword_fetch (u8, fetch_and_1, oldval & i, oldval)
+ __atomic_subword_fetch (u8, fetch_xor_1, oldval ^ i, oldval)
+ __atomic_subword_fetch (u8, fetch_nand_1, ~(oldval & i), oldval)
++
+ __atomic_subword_fetch (u16, fetch_add_2, oldval + i, oldval)
+ __atomic_subword_fetch (u16, fetch_sub_2, oldval - i, oldval)
+ __atomic_subword_fetch (u16, fetch_or_2, oldval | i, oldval)
+ __atomic_subword_fetch (u16, fetch_and_2, oldval & i, oldval)
+ __atomic_subword_fetch (u16, fetch_xor_2, oldval ^ i, oldval)
+ __atomic_subword_fetch (u16, fetch_nand_2, ~(oldval & i), oldval)
++
+ __atomic_subword_fetch (u8, add_fetch_1, oldval + i, val)
+ __atomic_subword_fetch (u8, sub_fetch_1, oldval - i, val)
+ __atomic_subword_fetch (u8, or_fetch_1, oldval | i, val)
+ __atomic_subword_fetch (u8, and_fetch_1, oldval & i, val)
+ __atomic_subword_fetch (u8, xor_fetch_1, oldval ^ i, val)
+ __atomic_subword_fetch (u8, nand_fetch_1, ~(oldval & i), val)
++
+ __atomic_subword_fetch (u16, add_fetch_2, oldval + i, val)
+ __atomic_subword_fetch (u16, sub_fetch_2, oldval - i, val)
+ __atomic_subword_fetch (u16, or_fetch_2, oldval | i, val)
+ __atomic_subword_fetch (u16, and_fetch_2, oldval & i, val)
+ __atomic_subword_fetch (u16, xor_fetch_2, oldval ^ i, val)
+ __atomic_subword_fetch (u16, nand_fetch_2, ~(oldval & i), val)
++
++#define __sync_subword_fetch(type, funcname, expr, retval) \
++ __subword(type, \
++ type __sync_ ## funcname(type *ptr, type i), \
++ arch_atomic_read_barrier();, \
++ expr, \
++ arch_atomic_write_barrier(); return retval;)
++
++__sync_subword_fetch (u8, fetch_and_add_1, oldval + i, oldval)
++__sync_subword_fetch (u8, fetch_and_sub_1, oldval - i, oldval)
++__sync_subword_fetch (u8, fetch_and_or_1, oldval | i, oldval)
++__sync_subword_fetch (u8, fetch_and_and_1, oldval & i, oldval)
++__sync_subword_fetch (u8, fetch_and_xor_1, oldval ^ i, oldval)
++__sync_subword_fetch (u8, fetch_and_nand_1, ~(oldval & i), oldval)
++
++__sync_subword_fetch (u16, fetch_and_add_2, oldval + i, oldval)
++__sync_subword_fetch (u16, fetch_and_sub_2, oldval - i, oldval)
++__sync_subword_fetch (u16, fetch_and_or_2, oldval | i, oldval)
++__sync_subword_fetch (u16, fetch_and_and_2, oldval & i, oldval)
++__sync_subword_fetch (u16, fetch_and_xor_2, oldval ^ i, oldval)
++__sync_subword_fetch (u16, fetch_and_nand_2, ~(oldval & i), oldval)
++
++__sync_subword_fetch (u8, add_and_fetch_1, oldval + i, val)
++__sync_subword_fetch (u8, sub_and_fetch_1, oldval - i, val)
++__sync_subword_fetch (u8, or_and_fetch_1, oldval | i, val)
++__sync_subword_fetch (u8, and_and_fetch_1, oldval & i, val)
++__sync_subword_fetch (u8, xor_and_fetch_1, oldval ^ i, val)
++__sync_subword_fetch (u8, nand_and_fetch_1, ~(oldval & i), val)
++
++__sync_subword_fetch (u16, add_and_fetch_2, oldval + i, val)
++__sync_subword_fetch (u16, sub_and_fetch_2, oldval - i, val)
++__sync_subword_fetch (u16, or_and_fetch_2, oldval | i, val)
++__sync_subword_fetch (u16, and_and_fetch_2, oldval & i, val)
++__sync_subword_fetch (u16, xor_and_fetch_2, oldval ^ i, val)
++__sync_subword_fetch (u16, nand_and_fetch_2, ~(oldval & i), val)
++
+ #define __atomic_subword_lock(type, size) \
+- \
+-__atomic_subword(type, \
+- type __atomic_exchange_##size(volatile type* ptr, type nval, int model), \
+- pre_atomic_barrier(model);, \
+- nval, \
+- post_atomic_barrier(model); return oldval;)
++ __subword(type, \
++ type __atomic_exchange_##size(volatile type* ptr, type nval, int model), \
++ pre_atomic_barrier(model);, \
++ nval, \
++ post_atomic_barrier(model); return oldval;)
++
+ __atomic_subword_lock (u8, 1)
+ __atomic_subword_lock (u16, 2)
++
++#define __sync_subword_lock(type, size) \
++ __subword(type, \
++ type __sync_lock_test_and_set_##size(type* ptr, type nval), \
++ , \
++ nval, \
++ arch_atomic_acquire_barrier_value(oldval); return oldval;)
++
++__sync_subword_lock (u8, 1)
++__sync_subword_lock (u16, 2)
Index: gcc/DATESTAMP
===================================================================
--- a/src/gcc/DATESTAMP (revision
+++ b/src/gcc/DATESTAMP (revision
@@ -1 +1 @@
--20131207
-+20140112
+-20140107
++20140222
+Index: gcc/configure
+===================================================================
+--- a/src/gcc/configure (revision
++++ b/src/gcc/configure (revision
+@@ -24878,6 +24878,10 @@
+
+ # These two are used unconditionally by i386.[ch]; it is to be defined
+ # to 1 if the feature is present, 0 otherwise.
++ as_ix86_gotoff_in_data_opt=
++ if test x$gas = xyes; then
++ as_ix86_gotoff_in_data_opt="--32"
++ fi
+ { $as_echo "$as_me:${as_lineno-$LINENO}: checking assembler for GOTOFF in data" >&5
+ $as_echo_n "checking assembler for GOTOFF in data... " >&6; }
+ if test "${gcc_cv_as_ix86_gotoff_in_data+set}" = set; then :
+@@ -24894,7 +24898,7 @@
+ nop
+ .data
+ .long .L0@GOTOFF' > conftest.s
+- if { ac_try='$gcc_cv_as $gcc_cv_as_flags -o conftest.o conftest.s >&5'
++ if { ac_try='$gcc_cv_as $gcc_cv_as_flags $as_ix86_gotoff_in_data_opt -o conftest.o conftest.s >&5'
+ { { eval echo "\"\$as_me\":${as_lineno-$LINENO}: \"$ac_try\""; } >&5
+ (eval $ac_try) 2>&5
+ ac_status=$?
Index: gcc/ChangeLog
===================================================================
--- a/src/gcc/ChangeLog (revision
+++ b/src/gcc/ChangeLog (revision
-@@ -1,3 +1,39 @@
+@@ -1,3 +1,272 @@
++2014-02-21 Uros Bizjak <ubizjak@gmail.com>
++
++ Backport from mainline
++ 2014-02-21 Jakub Jelinek <jakub@redhat.com>
++
++ * config/i386/i386.c (ix86_expand_vec_perm): Use V8SImode
++ mode for mask of V8SFmode permutation.
++
++ Backport from 4.8 branch
++ 2014-02-20 Jakub Jelinek <jakub@redhat.com>
++
++ PR target/57896
++ * config/i386/i386.c (expand_vec_perm_interleave2): Don't call
++ gen_reg_rtx if d->testing_p.
++ (expand_vec_perm_pshufb2, expand_vec_perm_even_odd_1,
++ expand_vec_perm_broadcast_1): Return early if d->testing_p and
++ we will certainly return true.
++
++2014-02-20 Terry Guo <terry.guo@arm.com>
++
++ Backport from mainline
++ 2014-02-08 Terry Guo <terry.guo@arm.com>
++
++ * doc/invoke.texi: Document ARM -march=armv7e-m.
++
++2014-02-19 H.J. Lu <hongjiu.lu@intel.com>
++
++ Backport from mainline
++ 2014-02-19 H.J. Lu <hongjiu.lu@intel.com>
++
++ PR target/60207
++ * config/i386/i386.c (construct_container): Remove TFmode check
++ for X86_64_INTEGER_CLASS.
++
++2014-02-18 Kai Tietz <ktietz@redhat.com>
++
++ Backport from mainline
++ PR target/60193
++ * config/i386/i386.c (ix86_expand_prologue): Use
++ rax register as displacement for restoring %r10, %rax.
++ Additional fix wrong offset for restoring both-registers.
++
++2014-02-18 Eric Botcazou <ebotcazou@adacore.com>
++
++ * ipa-prop.c (compute_complex_ancestor_jump_func): Replace overzealous
++ assertion with conditional return.
++
++2014-02-18 Jakub Jelinek <jakub@redhat.com>
++ Uros Bizjak <ubizjak@gmail.com>
++
++ PR driver/60233
++ * config/i386/driver-i386.c (host_detect_local_cpu): If
++ YMM state is not saved by the OS, also clear has_f16c. Move
++ CPUID 0x80000001 handling before YMM state saving checking.
++
++2014-02-13 Uros Bizjak <ubizjak@gmail.com>
++
++ Backport from mainline
++ 2014-02-13 Uros Bizjak <ubizjak@gmail.com>
++
++ * config/i386/sse.md (xop_vmfrcz<mode>2): Generate const0 in
++ operands[2], not operands[3].
++
++2014-02-12 H.J. Lu <hongjiu.lu@intel.com>
++
++ Backport from mainline
++ 2014-02-12 H.J. Lu <hongjiu.lu@intel.com>
++ Uros Bizjak <ubizjak@gmail.com>
++
++ PR target/60151
++ * configure.ac (HAVE_AS_GOTOFF_IN_DATA): Pass --32 to GNU assembler.
++
++2014-02-05 James Greenhalgh <james.greenhalgh@arm.com>
++
++ * doc/invoke.texi: Fix thinko introduced by previous revision.
++
++2014-02-05 James Greenhalgh <james.greenhalgh@arm.com>
++
++ Backport from mainline.
++ 2014-02-05 James Greenhalgh <james.greenhalgh@arm.com>
++
++ PR target/59718
++ * doc/invoke.texi (-march): Clarify documentation for ARM.
++ (-mtune): Likewise.
++ (-mcpu): Likewise.
++
++2014-02-04 Uros Bizjak <ubizjak@gmail.com>
++
++ Backport from mainline
++ 2014-02-02 Uros Bizjak <ubizjak@gmail.com>
++
++ PR target/60017
++ * config/i386/i386.c (classify_argument): Fix handling of bit_offset
++ when calculating size of integer atomic types.
++
++2014-02-02 Uros Bizjak <ubizjak@gmail.com>
++
++ Backport from mainline
++ 2014-01-30 Jakub Jelinek <jakub@redhat.com>
++
++ * config/i386/f16cintrin.h (_cvtsh_ss): Avoid -Wnarrowing warning.
++
++2014-01-31 Richard Henderson <rth@redhat.com>
++
++ PR middle-end/60004
++ * tree-eh.c (lower_try_finally_switch): Delay lowering finally block
++ until after else_eh is processed.
++
++2014-01-29 Markus Trippelsdorf <markus@trippelsdorf.de>
++
++ Backport from mainline
++ 2012-12-13 Jakub Jelinek <jakub@redhat.com>
++
++ PR gcov-profile/55650
++ * coverage.c (coverage_obj_init): Return false if no functions
++ are being emitted.
++
++2014-01-25 Walter Lee <walt@tilera.com>
++
++ Backport from mainline
++ 2014-01-25 Walter Lee <walt@tilera.com>
++
++ * config/tilegx/sync.md (atomic_fetch_sub): Fix negation and
++ avoid clobbering a live register.
++
++2014-01-25 Walter Lee <walt@tilera.com>
++
++ Backport from mainline
++ 2014-01-25 Walter Lee <walt@tilera.com>
++
++ * config/tilegx/tilegx-c.c (tilegx_cpu_cpp_builtins):
++ Define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_{1,2}.
++ * config/tilegx/tilepro-c.c (tilepro_cpu_cpp_builtins):
++ Define __GCC_HAVE_SYNC_COMPARE_AND_SWAP_{1,2,4,8}.
++
++2014-01-25 Walter Lee <walt@tilera.com>
++
++ Backport from mainline
++ 2014-01-25 Walter Lee <walt@tilera.com>
++
++ * config/tilegx/tilegx.c (tilegx_gen_bundles): Delete barrier
++ insns before bundling.
++ * config/tilegx/tilegx.md (tile_network_barrier): Update comment.
++
++2014-01-25 Walter Lee <walt@tilera.com>
++
++ Backport from mainline
++ 2014-01-25 Walter Lee <walt@tilera.com>
++
++ * config/tilegx/tilegx.c (tilegx_expand_builtin): Set
++ PREFETCH_SCHEDULE_BARRIER_P to true for prefetches.
++ * config/tilepro/tilepro.c (tilepro_expand_builtin): Ditto.
++
++2014-01-25 Walter Lee <walt@tilera.com>
++
++ Backport from mainline
++ 2014-01-25 Walter Lee <walt@tilera.com>
++
++ * config/tilepro/tilepro.md (ctzdi2): Use register_operand predicate.
++ (clzdi2): Ditto.
++ (ffsdi2): Ditto.
++
++2014-01-25 Walter Lee <walt@tilera.com>
++
++ Backport from mainline
++ 2014-01-25 Walter Lee <walt@tilera.com>
++
++ * config/tilegx/tilegx.c (tilegx_expand_to_rtl_hook): New.
++ (TARGET_EXPAND_TO_RTL_HOOK): Define.
++
++2014-01-22 Uros Bizjak <ubizjak@gmail.com>
++ Jakub Jelinek <jakub@redhat.com>
++
++ PR target/59880
++ * config/i386/i386.c (ix86_avoid_lea_for_addr): Return false
++ for SImode_address_operand operands. Return false
++ if operands[1] is a REG.
++
++2014-01-21 Andrey Belevantsev <abel@ispras.ru>
++
++ Backport from mainline
++ 2013-12-23 Andrey Belevantsev <abel@ispras.ru>
++
++ PR rtl-optimization/57422
++ * sel-sched.c (mark_unavailable_hard_regs): Fix typo when calling
++ add_to_hard_reg_set.
++
++2014-01-19 John David Anglin <danglin@gcc.gnu.org>
++
++ * config/pa/pa.c (pa_attr_length_millicode_call): Correct length of
++ long non-pic millicode calls.
++
++2014-01-17 John David Anglin <danglin@gcc.gnu.org>
++
++ * config/pa/pa.c (pa_attr_length_indirect_call): Don't output a short
++ call to $$dyncall when TARGET_LONG_CALLS is true.
++
++2014-01-17 Charles Baylis <charles.baylis@linaro.org>
++
++ Backport from mainline
++ 2013-12-19 Charles Baylis <charles.baylis@linaro.org>
++
++ PR target/59142
++ * config/arm/arm-ldmstm.ml: Use low_register_operand for Thumb
++ patterns.
++ * config/arm/ldmstm.md: Regenerate.
++
++ 2013-12-19 Charles Baylis <charles.baylis@linaro.org>
++
++ PR target/59142
++ * config/arm/predicates.md (arm_hard_general_register_operand):
++ New predicate.
++ (arm_hard_register_operand): Remove.
++ * config/arm/arm-ldmstm.ml: Use arm_hard_general_register_operand
++ for all patterns.
++ * config/arm/ldmstm.md: Regenerate.
++
++2014-01-16 Jakub Jelinek <jakub@redhat.com>
++
++ PR target/59839
++ * config/i386/i386.c (ix86_expand_builtin): If target doesn't
++ satisfy operand 0 predicate for gathers, use a new pseudo as
++ subtarget.
++
++2014-01-16 Richard Henderson <rth@redhat.com>
++
++ PR debug/54694
++ * reginfo.c (global_regs_decl): Globalize.
++ * rtl.h (global_regs_decl): Declare.
++ * ira.c (do_reload): Diagnose frame_pointer_needed and it
++ reserved via global_regs.
++
++2014-01-16 Marek Polacek <polacek@redhat.com>
++
++ Backport from mainline
++ 2014-01-16 Marek Polacek <polacek@redhat.com>
++
++ PR middle-end/59827
++ * gimple-low.c (gimple_check_call_args): Don't use DECL_ARG_TYPE if
++ it is error_mark_node.
++
++2014-01-14 Uros Bizjak <ubizjak@gmail.com>
++
++ Revert:
++ 2014-01-08 Uros Bizjak <ubizjak@gmail.com>
++
++ * config/i386/i386.c (ix86_data_alignment): Calculate max_align
++ from prefetch_block tune setting.
++
+2014-01-10 Richard Earnshaw <rearnsha@arm.com>
+
+ PR rtl-optimization/54300
@@ -79,25 +858,9 @@ Index: gcc/ChangeLog
+ from prefetch_block tune setting.
+ (nocona_cost): Correct size of prefetch block to 64.
+
-+2013-12-28 Eric Botcazou <ebotcazou@adacore.com>
-+
-+ * doc/invoke.texi (output file options): Add missing markers.
-+
-+2013-12-11 Kai Tietz <ktietz@redhat.com>
-+
-+ PR target/56807
-+ * config/i386/i386.c (ix86_expand_prologue): plus_constant
-+ takes no mode-argument.
-+
-+2013-12-10 Kai Tietz <ktietz@redhat.com>
-+
-+ PR target/56807
-+ * config/i386/i386.c (ix86_expand_prologue): Address saved
-+ registers stack-relative, not via frame-pointer.
-+
- 2013-12-03 Marek Polacek <polacek@redhat.com>
+ 2013-12-28 Eric Botcazou <ebotcazou@adacore.com>
- Backport from mainline
+ * doc/invoke.texi (output file options): Add missing markers.
Index: gcc/testsuite/gcc.target/arm/pr54300.C
===================================================================
--- a/src/gcc/testsuite/gcc.target/arm/pr54300.C (revision
@@ -164,137 +927,1027 @@ Index: gcc/testsuite/gcc.target/arm/pr54300.C
+ if (b[0] != 1 || b[1] != 2 || b[2] != 3 || b[3] != 4)
+ abort();
+}
-Index: gcc/testsuite/gcc.target/powerpc/rs6000-ldouble-3.c
+Index: gcc/testsuite/gcc.target/i386/pr54694.c
===================================================================
---- a/src/gcc/testsuite/gcc.target/powerpc/rs6000-ldouble-3.c (revision
-+++ b/src/gcc/testsuite/gcc.target/powerpc/rs6000-ldouble-3.c (revision
-@@ -0,0 +1,21 @@
-+/* Test accuracy of long double division (glibc bug 15396). */
-+/* { dg-do run { target powerpc*-*-linux* powerpc*-*-darwin* powerpc*-*-aix* rs6000-*-* } } */
-+/* { dg-options "-mlong-double-128" } */
+--- a/src/gcc/testsuite/gcc.target/i386/pr54694.c (revision
++++ b/src/gcc/testsuite/gcc.target/i386/pr54694.c (revision
+@@ -0,0 +1,11 @@
++/* { dg-do compile } */
++/* { dg-options "-O" } */
+
-+extern void exit (int);
-+extern void abort (void);
++register void *hfp __asm__("%ebp"); /* { dg-message "note: for" } */
+
-+volatile long double a = 0x1p-1024L;
-+volatile long double b = 0x3p-53L;
-+volatile long double r;
-+volatile long double expected = 0x1.55555555555555555555555555p-973L;
++extern void g(void *);
+
-+int
-+main (void)
++void f(int x) /* { dg-error "frame pointer required" } */
+{
-+ r = a / b;
-+ /* Allow error up to 2ulp. */
-+ if (__builtin_fabsl (r - expected) > 0x1p-1073L)
-+ abort ();
-+ exit (0);
++ g(__builtin_alloca(x));
+}
-Index: gcc/testsuite/gcc.target/i386/avx-vmovapd-256-2.c
+Index: gcc/testsuite/gcc.target/i386/pr9771-1.c
===================================================================
---- a/src/gcc/testsuite/gcc.target/i386/avx-vmovapd-256-2.c (revision
-+++ b/src/gcc/testsuite/gcc.target/i386/avx-vmovapd-256-2.c (revision
-@@ -15,7 +15,7 @@
- avx_test (void)
- {
- union256d u;
-- double e [4] __attribute__ ((aligned (8))) = {0.0};
-+ double e [4] __attribute__ ((aligned (32))) = {0.0};
+--- a/src/gcc/testsuite/gcc.target/i386/pr9771-1.c (revision
++++ b/src/gcc/testsuite/gcc.target/i386/pr9771-1.c (revision
+@@ -45,7 +45,17 @@
+ exit(0);
+ }
- u.x = _mm256_set_pd (39578.467285, 7856.342941, 85632.783567, 47563.234215);
-
-Index: gcc/testsuite/gcc.target/i386/sse2-movapd-1.c
-===================================================================
---- a/src/gcc/testsuite/gcc.target/i386/sse2-movapd-1.c (revision
-+++ b/src/gcc/testsuite/gcc.target/i386/sse2-movapd-1.c (revision
-@@ -25,7 +25,7 @@
- TEST (void)
+-int main()
++/* main usually performs dynamic realignment of the stack in case
++ _start would fail to properly align the stack, but for dynamic
++ stack realignment we need frame pointer which is incompatible
++ with -ffixed-ebp and the global register var. So, cheat here
++ and hide from the compiler that main is really main. */
++#define ASMNAME(cname) ASMNAME2 (__USER_LABEL_PREFIX__, cname)
++#define ASMNAME2(prefix, cname) STRING (prefix) cname
++#define STRING(x) #x
++int real_main() __asm (ASMNAME ("main"));
++
++int real_main()
{
- union128d u;
-- double e[2] __attribute__ ((aligned (8))) = {2134.3343,1234.635654};
-+ double e[2] __attribute__ ((aligned (16))) = {2134.3343,1234.635654};
-
- u.x = test (e);
-
-Index: gcc/testsuite/gcc.target/i386/sse2-movapd-2.c
+ test();
+ return 0;
+Index: gcc/testsuite/gcc.target/i386/pr59839.c
===================================================================
---- a/src/gcc/testsuite/gcc.target/i386/sse2-movapd-2.c (revision
-+++ b/src/gcc/testsuite/gcc.target/i386/sse2-movapd-2.c (revision
-@@ -25,7 +25,7 @@
- TEST (void)
- {
- union128d u;
-- double e[2] __attribute__ ((aligned (8))) = {0.0};
-+ double e[2] __attribute__ ((aligned (16))) = {0.0};
-
- u.x = _mm_set_pd (2134.3343,1234.635654);
-
-Index: gcc/testsuite/gcc.target/i386/avx-vmovapd-256-1.c
+--- a/src/gcc/testsuite/gcc.target/i386/pr59839.c (revision
++++ b/src/gcc/testsuite/gcc.target/i386/pr59839.c (revision
+@@ -0,0 +1,12 @@
++/* PR target/59839 */
++/* { dg-do compile } */
++/* { dg-options "-O0 -mavx2" } */
++
++#include <x86intrin.h>
++
++void
++test (const float *x)
++{
++ __m256i i = _mm256_set1_epi32 (1);
++ __m256 d = _mm256_i32gather_ps (x, i, 1);
++}
+Index: gcc/testsuite/gcc.target/i386/nest-1.c
===================================================================
---- a/src/gcc/testsuite/gcc.target/i386/avx-vmovapd-256-1.c (revision
-+++ b/src/gcc/testsuite/gcc.target/i386/avx-vmovapd-256-1.c (revision
-@@ -15,7 +15,7 @@
- avx_test (void)
- {
- union256d u;
-- double e [4] __attribute__ ((aligned (8))) = {41124.234,2344.2354,8653.65635,856.43576};
-+ double e [4] __attribute__ ((aligned (32))) = {41124.234,2344.2354,8653.65635,856.43576};
-
- u.x = test (e);
+--- a/src/gcc/testsuite/gcc.target/i386/nest-1.c (revision
++++ b/src/gcc/testsuite/gcc.target/i386/nest-1.c (revision
+@@ -0,0 +1,14 @@
++/* { dg-do compile { target llp64 } } */
++/* { dg-options "" } */
++
++void foo (int i)
++{
++ void nested (void)
++ {
++ char arr[(1U << 31) + 4U];
++ arr[i] = 0;
++ }
++
++ nested ();
++}
++
+Index: gcc/testsuite/gfortran.dg/unresolved_fixup_2.f90
+===================================================================
+--- a/src/gcc/testsuite/gfortran.dg/unresolved_fixup_2.f90 (revision
++++ b/src/gcc/testsuite/gfortran.dg/unresolved_fixup_2.f90 (revision
+@@ -0,0 +1,36 @@
++! { dg-do compile }
++!
++! PR fortran/58007
++! Unresolved fiixup while loading a module.
++!
++! This tests that the specification expression A%MAX_DEGREE in module BSR is
++! correctly loaded and resolved in program MAIN.
++!
++! Original testcase from Daniel Shapiro <shapero@uw.edu>
++
++module matrix
++ type :: sparse_matrix
++ integer :: max_degree
++ end type
++end module
++
++module bsr
++ use matrix
++
++ type, extends(sparse_matrix) :: bsr_matrix
++ end type
++
++ integer :: i1
++ integer :: i2
++ integer :: i3
++contains
++ function get_neighbors (A)
++ type(bsr_matrix), intent(in) :: A
++ integer :: get_neighbors(A%max_degree)
++ end function
++end module
++
++program main
++ use matrix
++ use bsr
++end
+Index: gcc/testsuite/gfortran.dg/init_flag_12.f90
+===================================================================
+--- a/src/gcc/testsuite/gfortran.dg/init_flag_12.f90 (revision
++++ b/src/gcc/testsuite/gfortran.dg/init_flag_12.f90 (revision
+@@ -0,0 +1,13 @@
++! { dg-do compile }
++! { dg-options "-fno-automatic -finit-local-zero" }
++!
++! PR 55907: [4.7/4.8/4.9 Regression] ICE with -fno-automatic -finit-local-zero
++!
++! Contributed by J.R. Garcia <garcia.espinosa.jr@gmail.com>
++
++subroutine cchaine (i)
++ implicit none
++ integer :: i
++ character(len=i) :: chaine
++ write(*,*) chaine
++end subroutine
+Index: gcc/testsuite/gfortran.dg/round_3.f08
+===================================================================
+--- a/src/gcc/testsuite/gfortran.dg/round_3.f08 (revision
++++ b/src/gcc/testsuite/gfortran.dg/round_3.f08 (revision
+@@ -16,19 +16,44 @@
+ call checkfmt("(RU,1P,G6.0E2)", 2.0, "2.E+00")
+ call checkfmt("(RU,1P,G10.4E2)", 2.3456e5, "2.3456E+05")
+- call checkfmt("(RU,F2.0)", 0.09, "1.") ! 0.
++ call checkfmt("(RC,G10.2)", 99.5, " 0.10E+03") ! pr59774
++ call checkfmt("(RC,G10.2)", 995., " 0.10E+04") ! pr59774
++ call checkfmt("(RC,G10.3)", 999.5, " 0.100E+04") ! pr59774
++ call checkfmt("(RC,G10.3)", 9995., " 0.100E+05") ! pr59774
++ call checkfmt("(RU,G10.2)", .099, " 0.10 ") ! pr59774
++ call checkfmt("(RC,G10.1)", .095, " 0.1 ") ! pr59774
++ call checkfmt("(RU,G10.3)", .0999, " 0.100 ") ! pr59774
++ call checkfmt("(RC,G10.2)", .0995, " 0.10 ") ! pr59774
++
++ call checkfmt("(RU,G9.3)", 891.1, " 892.") ! pr59836
++ call checkfmt("(RD,G9.3)", -891.1, "-892.") ! pr59836
++
++ call checkfmt("(RU,F6.4)", 0.00006, "0.0001")! 0.
++ call checkfmt("(RU,F5.3)", 0.0007, "0.001") ! 0.
++ call checkfmt("(RU,F4.2)", 0.008, "0.01") ! 0.
++ call checkfmt("(RU,F3.1)", 0.09, "0.1") ! 0.
++
++ call checkfmt("(RU,F2.0)", 0.09, "1.") ! 0.
+ call checkfmt("(RD,F3.0)", -0.09, "-1.") ! -0.
+- call checkfmt("(RU,F2.0)", 2.0, "2.") ! 3.
+- call checkfmt("(RD,F3.0)", -2.0, "-2.") ! -3.
+- call checkfmt("(RU,F6.4)", 2.0, "2.0000") ! 2.0001
+- call checkfmt("(RD,F7.4)", -2.0, "-2.0000") ! -2.0001
+- call checkfmt("(RU,1P,E6.0E2)", 2.0, "2.E+00") ! 3.E+00
++ call checkfmt("(RU,F2.0)", 0.9, "1.") ! pr59836
++ call checkfmt("(RC,F2.0)", 0.4, "0.") ! pr59836
++ call checkfmt("(RC,F2.0)", 0.5, "1.") ! pr59836
++ call checkfmt("(RC,F2.0)", 0.6, "1.") ! pr59836
++ call checkfmt("(RD,F3.0)", -0.9, "-1.") ! pr59836
++ call checkfmt("(RC,F3.0)", -0.4, "-0.") ! pr59836
++ call checkfmt("(RC,F3.0)", -0.5, "-1.") ! pr59836
++ call checkfmt("(RC,F3.0)", -0.6, "-1.") ! pr59836
++ call checkfmt("(RU,F2.0)", 2.0, "2.") ! 3.
++ call checkfmt("(RD,F3.0)", -2.0, "-2.") ! -3.
++ call checkfmt("(RU,F6.4)", 2.0, "2.0000") ! 2.0001
++ call checkfmt("(RD,F7.4)", -2.0, "-2.0000") ! -2.0001
++ call checkfmt("(RU,1P,E6.0E2)", 2.0, "2.E+00") ! 3.E+00
+ call checkfmt("(RD,1P,E7.0E2)", -2.0, "-2.E+00") ! -3.E+00
+- call checkfmt("(RU,1P,E7.1E2)", 2.5, "2.5E+00") ! 2.6E+00
++ call checkfmt("(RU,1P,E7.1E2)", 2.5, "2.5E+00") ! 2.6E+00
+ call checkfmt("(RD,1P,E8.1E2)", -2.5, "-2.5E+00") ! -2.6E+00
+ call checkfmt("(RU,1P,E10.4E2)", 2.5, "2.5000E+00") ! 2.5001E+00
+ call checkfmt("(RD,1P,E11.4E2)", -2.5, "-2.5000E+00") ! -2.5001E+00
+- call checkfmt("(RU,1P,G6.0E2)", 2.0, "2.E+00") ! 3.E+00
++ call checkfmt("(RU,1P,G6.0E2)", 2.0, "2.E+00") ! 3.E+00
+ call checkfmt("(RD,1P,G7.0E2)", -2.0, "-2.E+00") ! -3.E+00
+ call checkfmt("(RU,1P,G10.4E2)", 2.3456e5, "2.3456E+05") ! 2.3457E+05
+ call checkfmt("(RD,1P,G11.4E2)", -2.3456e5, "-2.3456E+05") ! -2.3457E+05
+Index: gcc/testsuite/gfortran.dg/typebound_proc_26.f90
+===================================================================
+--- a/src/gcc/testsuite/gfortran.dg/typebound_proc_26.f90 (revision
++++ b/src/gcc/testsuite/gfortran.dg/typebound_proc_26.f90 (revision
+@@ -0,0 +1,38 @@
++! { dg-do compile }
++!
++! PR 59941: [4.7 Regression] [OOP] ICE with polymorphic types
++!
++! Contributed by Jürgen Reuter <juergen.reuter@desy.de>
++
++module tao_random_numbers
++ integer, dimension(10), private :: s_buffer
++ integer, private :: s_buffer_end = size (s_buffer)
++end module
++
++
++module beam_structures
++
++ private
++
++ type :: beam_structure_t
++ integer, dimension(:), allocatable :: smatrix
++ contains
++ procedure :: get_smatrix
++ end type
++
++contains
++
++ function get_smatrix (beam_structure) result (matrix)
++ class(beam_structure_t), intent(in) :: beam_structure
++ integer, dimension (size (beam_structure%smatrix)) :: matrix
++ end function
++
++end module
++
++
++program p
++ use tao_random_numbers
++ use beam_structures
++end
++
++! { dg-final { cleanup-modules "tao_random_numbers beam_structures" } }
+Index: gcc/testsuite/gfortran.dg/default_initialization_7.f90
+===================================================================
+--- a/src/gcc/testsuite/gfortran.dg/default_initialization_7.f90 (revision
++++ b/src/gcc/testsuite/gfortran.dg/default_initialization_7.f90 (revision
+@@ -0,0 +1,22 @@
++! { dg-do compile }
++!
++! PR fortran/57033
++! ICE on a structure constructor of an extended derived type whose parent
++! type last component has a default initializer
++!
++! Contributed by Tilo Schwarz <tilo@tilo-schwarz.de>
++
++program ice
++
++type m
++ integer i
++ logical :: f = .false.
++end type m
++
++type, extends(m) :: me
++end type me
++
++type(me) meo
++
++meo = me(1) ! ICE
++end program ice
+Index: gcc/testsuite/gfortran.dg/unresolved_fixup_1.f90
+===================================================================
+--- a/src/gcc/testsuite/gfortran.dg/unresolved_fixup_1.f90 (revision
++++ b/src/gcc/testsuite/gfortran.dg/unresolved_fixup_1.f90 (revision
+@@ -0,0 +1,44 @@
++! { dg-do compile }
++!
++! PR fortran/58007
++! Unresolved fixup while loading a module.
++!
++! This tests that the specification expression A%MAX_DEGREE in module BSR is
++! correctly loaded and resolved in program MAIN.
++!
++! Original testcase from Daniel Shapiro <shapero@uw.edu>
++! Reduced by Tobias Burnus <burnus@net-b.de> and Janus Weil <janus@gcc.gnu.org>
++
++module matrix
++ type :: sparse_matrix
++ integer :: max_degree
++ end type
++contains
++ subroutine init_interface (A)
++ class(sparse_matrix), intent(in) :: A
++ end subroutine
++ real function get_value_interface()
++ end function
++end module
++
++module ellpack
++ use matrix
++end module
++
++module bsr
++ use matrix
++ type, extends(sparse_matrix) :: bsr_matrix
++ contains
++ procedure :: get_neighbors
++ end type
++contains
++ function get_neighbors (A)
++ class(bsr_matrix), intent(in) :: A
++ integer :: get_neighbors(A%max_degree)
++ end function
++end module
++
++program main
++ use ellpack
++ use bsr
++end
+Index: gcc/testsuite/gfortran.dg/ichar_3.f90
+===================================================================
+--- a/src/gcc/testsuite/gfortran.dg/ichar_3.f90 (revision
++++ b/src/gcc/testsuite/gfortran.dg/ichar_3.f90 (revision
+@@ -0,0 +1,13 @@
++! { dg-do compile }
++!
++! PR fortran/59599
++! The call to ichar was triggering an ICE.
++!
++! Original testcase from Fran Martinez Fadrique <fmartinez@gmv.com>
++
++character(1) cpk(2)
++integer res(2)
++cpk = 'a'
++res = ichar( cpk, kind=1 )
++print *, ichar( cpk, kind=1 )
++end
+Index: gcc/testsuite/gfortran.dg/fmt_g_1.f90
+===================================================================
+--- a/src/gcc/testsuite/gfortran.dg/fmt_g_1.f90 (revision
++++ b/src/gcc/testsuite/gfortran.dg/fmt_g_1.f90 (revision
+@@ -0,0 +1,11 @@
++! { dg-do run }
++! PR59771 Cleanup handling of Gw.0 and Gw.0Ee format
++! Test case prepared by Dominique d'Humieres <dominiq@lps.ens.fr>
++ PROGRAM FOO
++ character(len=60) :: buffer, buffer1
++
++ write (buffer ,'(6(1X,1PG9.0e2))') 0.0, 0.04, 0.06, 0.4, 0.6, 243.0
++ write (buffer1,'(6(1X,1PE9.0e2))') 0.0, 0.04, 0.06, 0.4, 0.6, 243.0
++
++ if (buffer /= buffer1) call abort
++ end
+Index: gcc/testsuite/gfortran.dg/elemental_subroutine_9.f90
+===================================================================
+--- a/src/gcc/testsuite/gfortran.dg/elemental_subroutine_9.f90 (revision
++++ b/src/gcc/testsuite/gfortran.dg/elemental_subroutine_9.f90 (revision
+@@ -0,0 +1,39 @@
++! { dg-do run }
++!
++! PR fortran/59906
++!
++! Contributed by H Anlauf <anlauf@gmx.de>
++!
++! Failed generate character scalar for scalarized loop for elemantal call.
++!
++program x
++ implicit none
++ call y('bbb')
++contains
++
++ subroutine y(str)
++ character(len=*), intent(in) :: str
++ character(len=len_trim(str)) :: str_aux
++ character(len=3) :: str3 = 'abc'
++
++ str_aux = str
++
++ ! Compiled but did not give correct result
++ if (any (str_cmp((/'aaa','bbb'/), str) .neqv. [.FALSE.,.TRUE.])) call abort
++
++ ! Did not compile
++ if (any (str_cmp((/'bbb', 'aaa'/), str_aux) .neqv. [.TRUE.,.FALSE.])) call abort
++
++ ! Verify patch
++ if (any (str_cmp((/'bbb', 'aaa'/), str3) .neqv. [.FALSE.,.FALSE.])) call abort
++ if (any (str_cmp((/'bbb', 'aaa'/), 'aaa') .neqv. [.FALSE.,.TRUE.])) call abort
++
++ end subroutine y
++
++ elemental logical function str_cmp(str1, str2)
++ character(len=*), intent(in) :: str1
++ character(len=*), intent(in) :: str2
++ str_cmp = (str1 == str2)
++ end function str_cmp
++
++end program x
+Index: gcc/testsuite/gcc.c-torture/execute/pr60017.c
+===================================================================
+--- a/src/gcc/testsuite/gcc.c-torture/execute/pr60017.c (revision
++++ b/src/gcc/testsuite/gcc.c-torture/execute/pr60017.c (revision
+@@ -0,0 +1,33 @@
++/* PR target/60017 */
++
++extern void abort (void);
++
++struct S0
++{
++ short m0;
++ short m1;
++};
++
++struct S1
++{
++ unsigned m0:1;
++ char m1[2][2];
++ struct S0 m2[2];
++};
++
++struct S1 x = { 1, {{2, 3}, {4, 5}}, {{6, 7}, {8, 9}} };
++
++struct S1 func (void)
++{
++ return x;
++}
++
++int main (void)
++{
++ struct S1 ret = func ();
++
++ if (ret.m2[1].m1 != 9)
++ abort ();
++
++ return 0;
++}
+Index: gcc/testsuite/gnat.dg/opt32.adb
+===================================================================
+--- a/src/gcc/testsuite/gnat.dg/opt32.adb (revision
++++ b/src/gcc/testsuite/gnat.dg/opt32.adb (revision
+@@ -0,0 +1,37 @@
++-- { dg-do compile }
++-- { dg-options "-O2" }
++
++with Ada.Containers; use Ada.Containers;
++with Ada.Containers.Vectors;
++
++function Opt32 return Natural is
++
++ package My_Vectors
++ is new Vectors (Index_Type => Natural, Element_Type => Integer);
++ use My_Vectors;
++
++ V : Vector;
++
++ function Sign_Changes return Natural is
++ Cur : Cursor := To_Cursor (V, 0);
++ R : Natural := 0;
++ Negative : Boolean;
++ begin
++ Negative := Element (Cur) < 0;
++
++ loop
++ Cur := Next (Cur);
++ exit when R > 100;
++
++ if (Element (Cur) < 0) /= Negative then
++ Negative := not Negative;
++ R := R + 1;
++ end if;
++ end loop;
++
++ return R;
++ end;
++
++begin
++ return Sign_Changes;
++end;
+Index: gcc/testsuite/gcc.dg/pr59827.c
+===================================================================
+--- a/src/gcc/testsuite/gcc.dg/pr59827.c (revision
++++ b/src/gcc/testsuite/gcc.dg/pr59827.c (revision
+@@ -0,0 +1,15 @@
++/* PR middle-end/59827 */
++/* { dg-do compile } */
++
++int
++foo (int p[2][]) /* { dg-error "array type has incomplete element type" } */
++{
++ return p[0][0];
++}
++
++void
++bar (void)
++{
++ int p[2][1];
++ foo (p); /* { dg-error "type of formal parameter 1 is incomplete" } */
++}
Index: gcc/testsuite/ChangeLog
===================================================================
--- a/src/gcc/testsuite/ChangeLog (revision
+++ b/src/gcc/testsuite/ChangeLog (revision
-@@ -1,3 +1,23 @@
+@@ -1,3 +1,96 @@
++2014-02-22 Mikael Morin <mikael@gcc.gnu.org>
++
++ PR fortran/59599
++ * gfortran.dg/ichar_3.f90: New test.
++
++2014-02-20 Janus Weil <janus@gcc.gnu.org>
++
++ Backport from mainline
++ 2014-02-17 Janus Weil <janus@gcc.gnu.org>
++
++ PR fortran/55907
++ * gfortran.dg/init_flag_12.f90: New.
++
++2014-02-18 Kai Tietz <ktietz@redhat.com>
++
++ PR target/60193
++ * gcc.target/i386/nest-1.c: New testcase.
++
++2014-02-18 Eric Botcazou <ebotcazou@adacore.com>
++
++ * gnat.dg/opt32.adb: New test.
++
++2014-02-15 Jerry DeLisle <jvdelisle@gcc.gnu>
++ Dominique d'Humieres <dominiq@lps.ens.fr>
++
++ Backport from mainline
++ PR libfortran/59771
++ PR libfortran/59774
++ PR libfortran/59836
++ * gfortran.dg/fmt_g_1.f90: New test.
++ * gfortran.dg/round_3.f08: New cases added.
++
++2014-02-08 Mikael Morin <mikael@gcc.gnu.org>
++
++ PR fortran/57033
++ * gfortran.dg/default_initialization_7.f90: New test.
++
++2014-02-08 Paul Thomas <pault@gcc.gnu.org>
++
++ PR fortran/59906
++ * gfortran.dg/elemental_subroutine_9.f90 : New test
++
++2014-02-04 Uros Bizjak <ubizjak@gmail.com>
++
++ Backport from mainline
++ 2014-02-02 Uros Bizjak <ubizjak@gmail.com>
++
++ PR target/60017
++ * gcc.c-torture/execute/pr60017.c: New test.
++
++2014-02-03 Janus Weil <janus@gcc.gnu.org>
++
++ PR fortran/59941
++ * gfortran.dg/typebound_proc_26.f90: New.
++
++2014-01-29 Markus Trippelsdorf <markus@trippelsdorf.de>
++
++ Backport from mainline
++ 2012-12-13 Jakub Jelinek <jakub@redhat.com>
++
++ PR gcov-profile/55650
++ * g++.dg/other/pr55650.C: New test.
++ * g++.dg/other/pr55650.cc: New file.
++
++2014-01-26 Mikael Morin <mikael@gcc.gnu.org>
++
++ PR fortran/58007
++ * gfortran.dg/unresolved_fixup_1.f90: New test.
++ * gfortran.dg/unresolved_fixup_2.f90: New test.
++
++2014-01-16 Jakub Jelinek <jakub@redhat.com>
++
++ PR target/59839
++ * gcc.target/i386/pr59839.c: New test.
++
++ PR debug/54694
++ * gcc.target/i386/pr9771-1.c (main): Rename to...
++ (real_main): ... this. Add __asm name "main".
++ (ASMNAME, ASMNAME2, STRING): Define.
++
++2014-01-16 Marek Polacek <polacek@redhat.com>
++
++ Backport from mainline
++ 2014-01-16 Marek Polacek <polacek@redhat.com>
++
++ PR middle-end/59827
++ * gcc.dg/pr59827.c: New test.
++
+2014-01-10 Richard Earnshaw <rearnsha@arm.com>
+
+ PR rtl-optimization/54300
+ * gcc.target/arm/pr54300.C: New test.
+
-+2014-01-03 Joseph Myers <joseph@codesourcery.com>
+ 2014-01-03 Joseph Myers <joseph@codesourcery.com>
+
+ * gcc.target/powerpc/rs6000-ldouble-3.c: New test.
+Index: gcc/testsuite/g++.dg/ext/attrib48.C
+===================================================================
+--- a/src/gcc/testsuite/g++.dg/ext/attrib48.C (revision
++++ b/src/gcc/testsuite/g++.dg/ext/attrib48.C (revision
+@@ -0,0 +1,6 @@
++// PR c++/54652
+
-+ * gcc.target/powerpc/rs6000-ldouble-3.c: New test.
++typedef unsigned L __attribute__ ((aligned));
++typedef unsigned L __attribute__ ((aligned));
+
-+2013-12-12 Uros Bizjak <ubizjak@gmail.com>
++L l;
+Index: gcc/testsuite/g++.dg/other/pr55650.cc
+===================================================================
+--- a/src/gcc/testsuite/g++.dg/other/pr55650.cc (revision
++++ b/src/gcc/testsuite/g++.dg/other/pr55650.cc (revision
+@@ -0,0 +1,4 @@
++int
++main ()
++{
++}
+Index: gcc/testsuite/g++.dg/other/pr55650.C
+===================================================================
+--- a/src/gcc/testsuite/g++.dg/other/pr55650.C (revision
++++ b/src/gcc/testsuite/g++.dg/other/pr55650.C (revision
+@@ -0,0 +1,21 @@
++// PR gcov-profile/55650
++// { dg-do link }
++// { dg-options "-O2 -fprofile-generate" }
++// { dg-additional-sources "pr55650.cc" }
+
-+ Backport from mainline
-+ 2013-12-12 Ryan Mansfield <rmansfield@qnx.com>
++struct A
++{
++ virtual void foo ();
++};
++
++struct B : public A
++{
++ B ();
++ void foo () {}
++};
++
++inline A *
++bar ()
++{
++ return new B;
++}
+Index: gcc/testsuite/g++.dg/tm/pr60004.C
+===================================================================
+--- a/src/gcc/testsuite/g++.dg/tm/pr60004.C (revision
++++ b/src/gcc/testsuite/g++.dg/tm/pr60004.C (revision
+@@ -0,0 +1,10 @@
++// { dg-do compile }
++// { dg-options "-fgnu-tm" }
++
++int a;
++int f() {
++ __transaction_atomic {
++ if (a == 5)
++ return 1;
++ }
++}
+Index: gcc/testsuite/g++.dg/cpp0x/variadic149.C
+===================================================================
+--- a/src/gcc/testsuite/g++.dg/cpp0x/variadic149.C (revision
++++ b/src/gcc/testsuite/g++.dg/cpp0x/variadic149.C (revision
+@@ -0,0 +1,11 @@
++// PR c++/60248
++// { dg-options "-std=c++11 -g -fabi-version=2" }
++
++template<int...> struct A {};
++
++template<> struct A<0>
++{
++ typedef enum { e } B;
++};
++
++A<0> a;
+Index: gcc/testsuite/g++.dg/cpp0x/noexcept22.C
+===================================================================
+--- a/src/gcc/testsuite/g++.dg/cpp0x/noexcept22.C (revision
++++ b/src/gcc/testsuite/g++.dg/cpp0x/noexcept22.C (revision
+@@ -0,0 +1,21 @@
++// PR c++/60046
++// { dg-require-effective-target c++11 }
++
++constexpr bool foo () { return noexcept (true); }
++template <typename T>
++struct V
++{
++ void bar (V &) noexcept (foo ()) {}
++};
++template <typename T>
++struct W : public V <int>
++{
++ void bar (W &x) { V <int>::bar (x); }
++};
++
++int
++main ()
++{
++ W <int> a, b;
++ a.bar (b);
++}
+Index: gcc/testsuite/g++.dg/cpp0x/initlist78.C
+===================================================================
+--- a/src/gcc/testsuite/g++.dg/cpp0x/initlist78.C (revision
++++ b/src/gcc/testsuite/g++.dg/cpp0x/initlist78.C (revision
+@@ -0,0 +1,12 @@
++// PR c++/58639
++// { dg-require-effective-target c++11 }
++
++struct node {
++ node &parent;
++};
++
++struct vector {
++ node n;
++};
++
++vector v({}); // { dg-error "" }
+Index: gcc/testsuite/g++.dg/template/partial15.C
+===================================================================
+--- a/src/gcc/testsuite/g++.dg/template/partial15.C (revision
++++ b/src/gcc/testsuite/g++.dg/template/partial15.C (revision
+@@ -0,0 +1,19 @@
++// PR c++/57043
++// { dg-do link }
++
++template<typename D> struct complex { };
++
++template<typename Tp>
++complex<Tp>
++pow(const complex<Tp>& x, const complex<Tp>& y) { return complex<Tp>(); }
++
++template<typename T, typename U>
++struct promote_2 { typedef T type; };
++
++template<typename Tp, typename Up>
++complex<typename promote_2<Tp, Up>::type>
++pow(const complex<Tp>& x, const complex<Up>& y);
++
++complex<double> (*powcc)(const complex<double>&, const complex<double>&) = pow;
+
-+ PR testsuite/59442
-+ * gcc.target/i386/sse2-movapd-1.c: Fix alignment attributes.
-+ * gcc.target/i386/sse2-movapd-2.c: Likewise.
-+ * gcc.target/i386/avx-vmovapd-256-1.c: Likewise.
-+ * gcc.target/i386/avx-vmovapd-256-2.c: Likewise.
++int main() {}
+Index: gcc/cp/decl.c
+===================================================================
+--- a/src/gcc/cp/decl.c (revision
++++ b/src/gcc/cp/decl.c (revision
+@@ -1815,9 +1815,9 @@
+ /* Merge the data types specified in the two decls. */
+ newtype = merge_types (TREE_TYPE (newdecl), TREE_TYPE (olddecl));
+
+- /* If merge_types produces a non-typedef type, just use the old type. */
+- if (TREE_CODE (newdecl) == TYPE_DECL
+- && newtype == DECL_ORIGINAL_TYPE (newdecl))
++ /* For typedefs use the old type, as the new type's DECL_NAME points
++ at newdecl, which will be ggc_freed. */
++ if (TREE_CODE (newdecl) == TYPE_DECL)
+ newtype = oldtype;
+
+ if (TREE_CODE (newdecl) == VAR_DECL)
+Index: gcc/cp/ChangeLog
+===================================================================
+--- a/src/gcc/cp/ChangeLog (revision
++++ b/src/gcc/cp/ChangeLog (revision
+@@ -1,3 +1,37 @@
++2014-02-21 Jason Merrill <jason@redhat.com>
++
++ PR c++/60248
++ * mangle.c (mangle_decl): Don't make an alias for a TYPE_DECL.
++
++2014-02-20 Kai Tietz <ktietz@redhat.com>
++
++ PR c++/58873
++ * parser.c (cp_parser_functional_cast): Treat NULL_TREE
++ valued type argument as error_mark_node.
++
++ PR c++/58835
++ * semantics.c (finish_fname): Handle error_mark_node.
++
++2014-02-19 Jason Merrill <jason@redhat.com>
++
++ PR c++/60046
++ * pt.c (maybe_instantiate_noexcept): Don't instantiate exception
++ spec from template context.
++
++2014-01-31 Jason Merrill <jason@redhat.com>
+
- 2013-12-04 Marek Polacek <polacek@redhat.com>
++ PR c++/57043
++ * pt.c (fn_type_unification): Don't do DEDUCE_EXACT check
++ during partial ordering.
++
++2014-01-27 Jason Merrill <jason@redhat.com>
++
++ PR c++/54652
++ * decl.c (duplicate_decls): Always use oldtype for TYPE_DECL.
++
++ PR c++/58639
++ * call.c (build_aggr_conv): Reject value-initialization of reference.
++
+ 2013-10-25 Tom de Vries <tom@codesourcery.com>
+
+ PR c++/58282
+Index: gcc/cp/pt.c
+===================================================================
+--- a/src/gcc/cp/pt.c (revision
++++ b/src/gcc/cp/pt.c (revision
+@@ -14713,8 +14713,11 @@
+
+ /* If we're looking for an exact match, check that what we got
+ is indeed an exact match. It might not be if some template
+- parameters are used in non-deduced contexts. */
+- if (strict == DEDUCE_EXACT)
++ parameters are used in non-deduced contexts. But don't check
++ for an exact match if we have dependent template arguments;
++ in that case we're doing partial ordering, and we already know
++ that we have two candidates that will provide the actual type. */
++ if (strict == DEDUCE_EXACT && !any_dependent_template_arguments_p (targs))
+ {
+ unsigned int i;
+
+@@ -18090,6 +18093,10 @@
+ {
+ tree fntype, spec, noex, clone;
- PR c/59351
++ /* Don't instantiate a noexcept-specification from template context. */
++ if (processing_template_decl)
++ return;
++
+ if (DECL_CLONED_FUNCTION_P (fn))
+ fn = DECL_CLONED_FUNCTION (fn);
+ fntype = TREE_TYPE (fn);
+Index: gcc/cp/semantics.c
+===================================================================
+--- a/src/gcc/cp/semantics.c (revision
++++ b/src/gcc/cp/semantics.c (revision
+@@ -2430,7 +2430,8 @@
+ tree decl;
+
+ decl = fname_decl (input_location, C_RID_CODE (id), id);
+- if (processing_template_decl && current_function_decl)
++ if (processing_template_decl && current_function_decl
++ && decl != error_mark_node)
+ decl = DECL_NAME (decl);
+ return decl;
+ }
+Index: gcc/cp/parser.c
+===================================================================
+--- a/src/gcc/cp/parser.c (revision
++++ b/src/gcc/cp/parser.c (revision
+@@ -21419,6 +21419,9 @@
+ tree cast;
+ bool nonconst_p;
+
++ if (!type)
++ type = error_mark_node;
++
+ if (cp_lexer_next_token_is (parser->lexer, CPP_OPEN_BRACE))
+ {
+ maybe_warn_cpp0x (CPP0X_INITIALIZER_LISTS);
+Index: gcc/cp/call.c
+===================================================================
+--- a/src/gcc/cp/call.c (revision
++++ b/src/gcc/cp/call.c (revision
+@@ -894,6 +894,9 @@
+
+ if (i < CONSTRUCTOR_NELTS (ctor))
+ val = CONSTRUCTOR_ELT (ctor, i)->value;
++ else if (TREE_CODE (ftype) == REFERENCE_TYPE)
++ /* Value-initialization of reference is ill-formed. */
++ return NULL;
+ else
+ {
+ if (empty_ctor == NULL_TREE)
+Index: gcc/cp/mangle.c
+===================================================================
+--- a/src/gcc/cp/mangle.c (revision
++++ b/src/gcc/cp/mangle.c (revision
+@@ -3378,6 +3378,7 @@
+
+ if (G.need_abi_warning
+ /* Don't do this for a fake symbol we aren't going to emit anyway. */
++ && TREE_CODE (decl) != TYPE_DECL
+ && !DECL_MAYBE_IN_CHARGE_CONSTRUCTOR_P (decl)
+ && !DECL_MAYBE_IN_CHARGE_DESTRUCTOR_P (decl))
+ {
+Index: gcc/sel-sched.c
+===================================================================
+--- a/src/gcc/sel-sched.c (revision
++++ b/src/gcc/sel-sched.c (revision
+@@ -1263,7 +1263,7 @@
+
+ if (!HARD_FRAME_POINTER_IS_FRAME_POINTER)
+ add_to_hard_reg_set (&reg_rename_p->unavailable_hard_regs,
+- Pmode, HARD_FRAME_POINTER_IS_FRAME_POINTER);
++ Pmode, HARD_FRAME_POINTER_REGNUM);
+ }
+
+ #ifdef STACK_REGS
+Index: gcc/gimple-low.c
+===================================================================
+--- a/src/gcc/gimple-low.c (revision
++++ b/src/gcc/gimple-low.c (revision
+@@ -249,6 +249,7 @@
+ break;
+ arg = gimple_call_arg (stmt, i);
+ if (p == error_mark_node
++ || DECL_ARG_TYPE (p) == error_mark_node
+ || arg == error_mark_node
+ || (!types_compatible_p (DECL_ARG_TYPE (p), TREE_TYPE (arg))
+ && !fold_convertible_p (DECL_ARG_TYPE (p), arg)))
Index: gcc/ada/ChangeLog
===================================================================
--- a/src/gcc/ada/ChangeLog (revision
+++ b/src/gcc/ada/ChangeLog (revision
-@@ -1,3 +1,7 @@
-+2013-12-12 Eric Botcazou <ebotcazou@adacore.com>
+@@ -1,3 +1,10 @@
++2014-01-12 Eric Botcazou <ebotcazou@adacore.com>
+
-+ * gcc-interface/Make-lang.in (ada/doctools/xgnatugn): Use gnatmake.
++ PR ada/59772
++ * gcc-interface/cuintp.c (build_cst_from_int): Use 32-bit integer type
++ as intermediate type.
++ (UI_To_gnu): Likewise.
+
- 2013-10-19 Eric Botcazou <ebotcazou@adacore.com>
+ 2013-12-12 Eric Botcazou <ebotcazou@adacore.com>
- * gcc-interface/utils.c (gnat_set_type_context): New function.
-Index: gcc/ada/gcc-interface/Make-lang.in
+ * gcc-interface/Make-lang.in (ada/doctools/xgnatugn): Use gnatmake.
+Index: gcc/ada/gcc-interface/cuintp.c
===================================================================
---- a/src/gcc/ada/gcc-interface/Make-lang.in (revision
-+++ b/src/gcc/ada/gcc-interface/Make-lang.in (revision
-@@ -660,7 +660,7 @@
- ada/doctools/xgnatugn$(build_exeext): ada/xgnatugn.adb
- -$(MKDIR) ada/doctools
- $(CP) $^ ada/doctools
-- cd ada/doctools && $(GNATMAKE) -q xgnatugn
-+ cd ada/doctools && gnatmake -q xgnatugn
+--- a/src/gcc/ada/gcc-interface/cuintp.c (revision
++++ b/src/gcc/ada/gcc-interface/cuintp.c (revision
+@@ -6,7 +6,7 @@
+ * *
+ * C Implementation File *
+ * *
+- * Copyright (C) 1992-2010, Free Software Foundation, Inc. *
++ * Copyright (C) 1992-2014, Free Software Foundation, Inc. *
+ * *
+ * GNAT is free software; you can redistribute it and/or modify it under *
+ * terms of the GNU General Public License as published by the Free Soft- *
+@@ -59,8 +59,8 @@
+ static tree
+ build_cst_from_int (tree type, HOST_WIDE_INT low)
+ {
+- if (TREE_CODE (type) == REAL_TYPE)
+- return convert (type, build_int_cst (NULL_TREE, low));
++ if (SCALAR_FLOAT_TYPE_P (type))
++ return convert (type, build_int_cst (gnat_type_for_size (32, 0), low));
+ else
+ return build_int_cst_type (type, low);
+ }
+@@ -99,20 +99,13 @@
+ gcc_assert (Length > 0);
+
+ /* The computations we perform below always require a type at least as
+- large as an integer not to overflow. REAL types are always fine, but
++ large as an integer not to overflow. FP types are always fine, but
+ INTEGER or ENUMERAL types we are handed may be too short. We use a
+ base integer type node for the computations in this case and will
+- convert the final result back to the incoming type later on.
+- The base integer precision must be superior than 16. */
++ convert the final result back to the incoming type later on. */
++ if (!SCALAR_FLOAT_TYPE_P (comp_type) && TYPE_PRECISION (comp_type) < 32)
++ comp_type = gnat_type_for_size (32, 0);
- # Note that doc/gnat_ugn.texi and doc/projects.texi do not depend on
- # xgnatugn being built so we can distribute a pregenerated doc/gnat_ugn.info
+- if (TREE_CODE (comp_type) != REAL_TYPE
+- && TYPE_PRECISION (comp_type)
+- < TYPE_PRECISION (long_integer_type_node))
+- {
+- comp_type = long_integer_type_node;
+- gcc_assert (TYPE_PRECISION (comp_type) > 16);
+- }
+-
+ gnu_base = build_cst_from_int (comp_type, Base);
+
+ gnu_ret = build_cst_from_int (comp_type, First);
+Index: gcc/tree-eh.c
+===================================================================
+--- a/src/gcc/tree-eh.c (revision
++++ b/src/gcc/tree-eh.c (revision
+@@ -1328,9 +1328,6 @@
+ x = gimple_seq_last_stmt (finally);
+ finally_loc = x ? gimple_location (x) : tf_loc;
+
+- /* Lower the finally block itself. */
+- lower_eh_constructs_1 (state, finally);
+-
+ /* Prepare for switch statement generation. */
+ nlabels = VEC_length (tree, tf->dest_array);
+ return_index = nlabels;
+@@ -1414,6 +1411,7 @@
+ x = gimple_build_label (finally_label);
+ gimple_seq_add_stmt (&tf->top_p_seq, x);
+
++ lower_eh_constructs_1 (state, finally);
+ gimple_seq_add_seq (&tf->top_p_seq, finally);
+
+ /* Redirect each incoming goto edge. */
+Index: gcc/fortran/trans-expr.c
+===================================================================
+--- a/src/gcc/fortran/trans-expr.c (revision
++++ b/src/gcc/fortran/trans-expr.c (revision
+@@ -5595,7 +5595,13 @@
+ /* Returns a reference to the scalar evaluated outside the loop
+ for this case. */
+ gfc_conv_expr (se, expr);
+- se->expr = gfc_build_addr_expr (NULL_TREE, se->expr);
++
++ if (expr->ts.type == BT_CHARACTER
++ && expr->expr_type != EXPR_FUNCTION)
++ gfc_conv_string_parameter (se);
++ else
++ se->expr = gfc_build_addr_expr (NULL_TREE, se->expr);
++
+ return;
+ }
+
+Index: gcc/fortran/trans-array.c
+===================================================================
+--- a/src/gcc/fortran/trans-array.c (revision
++++ b/src/gcc/fortran/trans-array.c (revision
+@@ -2465,6 +2465,11 @@
+ a reference to the value. */
+ gfc_conv_expr (&se, expr);
+ }
++
++ /* Ensure that a pointer to the string is stored. */
++ if (expr->ts.type == BT_CHARACTER)
++ gfc_conv_string_parameter (&se);
++
+ gfc_add_block_to_block (&outer_loop->pre, &se.pre);
+ gfc_add_block_to_block (&outer_loop->post, &se.post);
+ if (gfc_is_class_scalar_expr (expr))
Index: gcc/fortran/dump-parse-tree.c
===================================================================
--- a/src/gcc/fortran/dump-parse-tree.c (revision
@@ -313,7 +1966,61 @@ Index: gcc/fortran/ChangeLog
===================================================================
--- a/src/gcc/fortran/ChangeLog (revision
+++ b/src/gcc/fortran/ChangeLog (revision
-@@ -1,3 +1,14 @@
+@@ -1,3 +1,68 @@
++2014-02-22 Mikael Morin <mikael@gcc.gnu.org>
++
++ PR fortran/59599
++ * trans-intrinsic.c (gfc_conv_intrinsic_ichar): Calculate the
++ number of arguments.
++
++2014-02-20 Janus Weil <janus@gcc.gnu.org>
++
++ Backport from mainline
++ 2014-02-17 Janus Weil <janus@gcc.gnu.org>
++
++ PR fortran/55907
++ * resolve.c (build_default_init_expr): Don't initialize character
++ variable if -fno-automatic is given.
++
++2014-02-08 Mikael Morin <mikael@gcc.gnu.org>
++
++ PR fortran/57033
++ * primary.c (gfc_convert_to_structure_constructor): Avoid null pointer
++ dereference.
++
++2014-02-08 Paul Thomas <pault@gcc.gnu.org>
++
++ PR fortran/59906
++ * trans-array.c (gfc_add_loop_ss_code): In the case of character
++ SS_REFERENCE, use gfc_conv_string_parameter to ensure that a
++ pointer to the string is stored.
++ * trans-expr.c (gfc_conv_expr_reference): Likewise, use
++ gfc_conv_string_parameter to ensure that a pointer to is passed
++ to the elemental function.
++
++2014-02-03 Janus Weil <janus@gcc.gnu.org>
++
++ PR fortran/59941
++ * expr.c (replace_comp): Check for isym to avoid ICE.
++
++2014-01-27 Mikael Morin <mikael@gcc.gnu.org>
++
++ PR fortran/58007
++ * module.c (skip_list): Don't use default argument value.
++ (load_derived_extensions, read_module): Update callers.
++
++2014-01-26 Mikael Morin <mikael@gcc.gnu.org>
++
++ PR fortran/58007
++ * module.c (fp2, find_pointer2): Remove.
++ (mio_component_ref): Don't forcedfully set the containing derived type
++ symbol for loading. Remove unused argument.
++ (mio_ref): Update caller
++ (skip_list): New argument nest_level. Initialize level with the new
++ argument.
++ (read_module): Add forced pointer components association for derived
++ type symbols.
++
+2014-01-11 Janus Weil <janus@gcc.gnu.org>
+
+ Backport from mainline
@@ -328,6 +2035,492 @@ Index: gcc/fortran/ChangeLog
2013-11-17 Paul Thomas <pault@gcc.gnu.org>
PR fortran/58771
+Index: gcc/fortran/expr.c
+===================================================================
+--- a/src/gcc/fortran/expr.c (revision
++++ b/src/gcc/fortran/expr.c (revision
+@@ -4195,7 +4195,7 @@
+ gfc_component *comp;
+ comp = (gfc_component *)sym;
+ if ((expr->expr_type == EXPR_VARIABLE
+- || (expr->expr_type == EXPR_FUNCTION
++ || (expr->expr_type == EXPR_FUNCTION && !expr->value.function.isym
+ && !gfc_is_intrinsic (expr->symtree->n.sym, 0, expr->where)))
+ && expr->symtree->n.sym->ns == comp->ts.interface->formal_ns)
+ {
+Index: gcc/fortran/module.c
+===================================================================
+--- a/src/gcc/fortran/module.c (revision
++++ b/src/gcc/fortran/module.c (revision
+@@ -387,37 +387,6 @@
+ }
+
+
+-/* Recursive function to find a pointer within a tree by brute force. */
+-
+-static pointer_info *
+-fp2 (pointer_info *p, const void *target)
+-{
+- pointer_info *q;
+-
+- if (p == NULL)
+- return NULL;
+-
+- if (p->u.pointer == target)
+- return p;
+-
+- q = fp2 (p->left, target);
+- if (q != NULL)
+- return q;
+-
+- return fp2 (p->right, target);
+-}
+-
+-
+-/* During reading, find a pointer_info node from the pointer value.
+- This amounts to a brute-force search. */
+-
+-static pointer_info *
+-find_pointer2 (void *p)
+-{
+- return fp2 (pi_root, p);
+-}
+-
+-
+ /* Resolve any fixups using a known pointer. */
+
+ static void
+@@ -2500,45 +2469,13 @@
+ the namespace and is not loaded again. */
+
+ static void
+-mio_component_ref (gfc_component **cp, gfc_symbol *sym)
++mio_component_ref (gfc_component **cp)
+ {
+- char name[GFC_MAX_SYMBOL_LEN + 1];
+- gfc_component *q;
+ pointer_info *p;
+
+ p = mio_pointer_ref (cp);
+ if (p->type == P_UNKNOWN)
+ p->type = P_COMPONENT;
+-
+- if (iomode == IO_OUTPUT)
+- mio_pool_string (&(*cp)->name);
+- else
+- {
+- mio_internal_string (name);
+-
+- if (sym && sym->attr.is_class)
+- sym = sym->components->ts.u.derived;
+-
+- /* It can happen that a component reference can be read before the
+- associated derived type symbol has been loaded. Return now and
+- wait for a later iteration of load_needed. */
+- if (sym == NULL)
+- return;
+-
+- if (sym->components != NULL && p->u.pointer == NULL)
+- {
+- /* Symbol already loaded, so search by name. */
+- q = gfc_find_component (sym, name, true, true);
+-
+- if (q)
+- associate_integer_pointer (p, q);
+- }
+-
+- /* Make sure this symbol will eventually be loaded. */
+- p = find_pointer2 (sym);
+- if (p->u.rsym.state == UNUSED)
+- p->u.rsym.state = NEEDED;
+- }
+ }
+
+
+@@ -2920,7 +2857,7 @@
+
+ case REF_COMPONENT:
+ mio_symbol_ref (&r->u.c.sym);
+- mio_component_ref (&r->u.c.component, r->u.c.sym);
++ mio_component_ref (&r->u.c.component);
+ break;
+
+ case REF_SUBSTRING:
+@@ -3775,7 +3712,9 @@
+
+
+ /* Unlike most other routines, the address of the symbol node is already
+- fixed on input and the name/module has already been filled in. */
++ fixed on input and the name/module has already been filled in.
++ If you update the symbol format here, don't forget to update read_module
++ as well (look for "seek to the symbol's component list"). */
+
+ static void
+ mio_symbol (gfc_symbol *sym)
+@@ -3920,14 +3859,17 @@
+ }
+
+
+-/* Skip a list between balanced left and right parens. */
++/* Skip a list between balanced left and right parens.
++ By setting NEST_LEVEL to a non-zero value one assumes that a number of
++ NEST_LEVEL opening parens have been already parsed by hand, and the remaining
++ of the content is to be skipped here. */
+
+ static void
+-skip_list (void)
++skip_list (int nest_level)
+ {
+ int level;
+
+- level = 0;
++ level = nest_level;
+ do
+ {
+ switch (parse_atom ())
+@@ -4286,7 +4228,7 @@
+ if (!info || !derived)
+ {
+ while (peek_atom () != ATOM_RPAREN)
+- skip_list ();
++ skip_list (0);
+ continue;
+ }
+
+@@ -4523,18 +4465,18 @@
+ gfc_symbol *sym;
+
+ get_module_locus (&operator_interfaces); /* Skip these for now. */
+- skip_list ();
++ skip_list (0);
+
+ get_module_locus (&user_operators);
+- skip_list ();
+- skip_list ();
++ skip_list (0);
++ skip_list (0);
+
+ /* Skip commons, equivalences and derived type extensions for now. */
+- skip_list ();
+- skip_list ();
++ skip_list (0);
++ skip_list (0);
+
+ get_module_locus (&extensions);
+- skip_list ();
++ skip_list (0);
+
+ mio_lparen ();
+
+@@ -4561,7 +4503,6 @@
+ info->u.rsym.ns = atom_int;
+
+ get_module_locus (&info->u.rsym.where);
+- skip_list ();
+
+ /* See if the symbol has already been loaded by a previous module.
+ If so, we reference the existing symbol and prevent it from
+@@ -4572,11 +4513,57 @@
+
+ if (sym == NULL
+ || (sym->attr.flavor == FL_VARIABLE && info->u.rsym.ns !=1))
+- continue;
++ {
++ skip_list (0);
++ continue;
++ }
+
+ info->u.rsym.state = USED;
+ info->u.rsym.sym = sym;
++ /* The current symbol has already been loaded, so we can avoid loading
++ it again. However, if it is a derived type, some of its components
++ can be used in expressions in the module. To avoid the module loading
++ failing, we need to associate the module's component pointer indexes
++ with the existing symbol's component pointers. */
++ if (sym->attr.flavor == FL_DERIVED)
++ {
++ gfc_component *c;
+
++ /* First seek to the symbol's component list. */
++ mio_lparen (); /* symbol opening. */
++ skip_list (0); /* skip symbol attribute. */
++ skip_list (0); /* typespec. */
++ require_atom (ATOM_INTEGER); /* namespace ref. */
++ require_atom (ATOM_INTEGER); /* common ref. */
++ skip_list (0); /* formal args. */
++ /* no value. */
++ skip_list (0); /* array_spec. */
++ require_atom (ATOM_INTEGER); /* result. */
++ /* not a cray pointer. */
++
++ mio_lparen (); /* component list opening. */
++ for (c = sym->components; c; c = c->next)
++ {
++ pointer_info *p;
++ const char *comp_name;
++ int n;
++
++ mio_lparen (); /* component opening. */
++ mio_integer (&n);
++ p = get_integer (n);
++ if (p->u.pointer == NULL)
++ associate_integer_pointer (p, c);
++ mio_pool_string (&comp_name);
++ gcc_assert (comp_name == c->name);
++ skip_list (1); /* component end. */
++ }
++ mio_rparen (); /* component list closing. */
++
++ skip_list (1); /* symbol end. */
++ }
++ else
++ skip_list (0);
++
+ /* Some symbols do not have a namespace (eg. formal arguments),
+ so the automatic "unique symtree" mechanism must be suppressed
+ by marking them as referenced. */
+@@ -4738,7 +4725,7 @@
+
+ if (u == NULL)
+ {
+- skip_list ();
++ skip_list (0);
+ continue;
+ }
+
+Index: gcc/fortran/resolve.c
+===================================================================
+--- a/src/gcc/fortran/resolve.c (revision
++++ b/src/gcc/fortran/resolve.c (revision
+@@ -10167,7 +10167,7 @@
+ init_expr = NULL;
+ }
+ if (!init_expr && gfc_option.flag_init_character == GFC_INIT_CHARACTER_ON
+- && sym->ts.u.cl->length)
++ && sym->ts.u.cl->length && gfc_option.flag_max_stack_var_size != 0)
+ {
+ gfc_actual_arglist *arg;
+ init_expr = gfc_get_expr ();
+Index: gcc/fortran/primary.c
+===================================================================
+--- a/src/gcc/fortran/primary.c (revision
++++ b/src/gcc/fortran/primary.c (revision
+@@ -2525,7 +2525,8 @@
+ if (parent && !comp)
+ break;
+
+- actual = actual->next;
++ if (actual)
++ actual = actual->next;
+ }
+
+ if (build_actual_constructor (&comp_head, &ctor_head, sym) == FAILURE)
+Index: gcc/fortran/trans-intrinsic.c
+===================================================================
+--- a/src/gcc/fortran/trans-intrinsic.c (revision
++++ b/src/gcc/fortran/trans-intrinsic.c (revision
+@@ -4665,8 +4665,10 @@
+ gfc_conv_intrinsic_ichar (gfc_se * se, gfc_expr * expr)
+ {
+ tree args[2], type, pchartype;
++ int nargs;
+
+- gfc_conv_intrinsic_function_args (se, expr, args, 2);
++ nargs = gfc_intrinsic_argument_list_length (expr);
++ gfc_conv_intrinsic_function_args (se, expr, args, nargs);
+ gcc_assert (POINTER_TYPE_P (TREE_TYPE (args[1])));
+ pchartype = gfc_get_pchar_type (expr->value.function.actual->expr->ts.kind);
+ args[1] = fold_build1_loc (input_location, NOP_EXPR, pchartype, args[1]);
+Index: gcc/configure.ac
+===================================================================
+--- a/src/gcc/configure.ac (revision
++++ b/src/gcc/configure.ac (revision
+@@ -3740,8 +3740,13 @@
+
+ # These two are used unconditionally by i386.[ch]; it is to be defined
+ # to 1 if the feature is present, 0 otherwise.
++ as_ix86_gotoff_in_data_opt=
++ if test x$gas = xyes; then
++ as_ix86_gotoff_in_data_opt="--32"
++ fi
+ gcc_GAS_CHECK_FEATURE([GOTOFF in data],
+- gcc_cv_as_ix86_gotoff_in_data, [2,11,0],,
++ gcc_cv_as_ix86_gotoff_in_data, [2,11,0],
++ [$as_ix86_gotoff_in_data_opt],
+ [ .text
+ .L0:
+ nop
+Index: gcc/coverage.c
+===================================================================
+--- a/src/gcc/coverage.c (revision
++++ b/src/gcc/coverage.c (revision
+@@ -988,6 +988,9 @@
+ /* The function is not being emitted, remove from list. */
+ *fn_prev = fn->next;
+
++ if (functions_head == NULL)
++ return false;
++
+ for (ix = 0; ix != GCOV_COUNTERS; ix++)
+ if ((1u << ix) & prg_ctr_mask)
+ n_counters++;
+Index: gcc/ipa-prop.c
+===================================================================
+--- a/src/gcc/ipa-prop.c (revision
++++ b/src/gcc/ipa-prop.c (revision
+@@ -812,7 +812,8 @@
+ return;
+ parm = TREE_OPERAND (expr, 0);
+ index = ipa_get_param_decl_index (info, SSA_NAME_VAR (parm));
+- gcc_assert (index >= 0);
++ if (index < 0)
++ return;
+
+ cond_bb = single_pred (assign_bb);
+ cond = last_stmt (cond_bb);
+Index: gcc/ira.c
+===================================================================
+--- a/src/gcc/ira.c (revision
++++ b/src/gcc/ira.c (revision
+@@ -3788,6 +3788,18 @@
+ if (need_dce && optimize)
+ run_fast_dce ();
+
++ /* Diagnose uses of the hard frame pointer when it is used as a global
++ register. Often we can get away with letting the user appropriate
++ the frame pointer, but we should let them know when code generation
++ makes that impossible. */
++ if (global_regs[HARD_FRAME_POINTER_REGNUM] && frame_pointer_needed)
++ {
++ tree decl = global_regs_decl[HARD_FRAME_POINTER_REGNUM];
++ error_at (DECL_SOURCE_LOCATION (current_function_decl),
++ "frame pointer required, but reserved");
++ inform (DECL_SOURCE_LOCATION (decl), "for %qD", decl);
++ }
++
+ timevar_pop (TV_IRA);
+ }
+
+Index: gcc/rtl.h
+===================================================================
+--- a/src/gcc/rtl.h (revision
++++ b/src/gcc/rtl.h (revision
+@@ -2681,6 +2681,8 @@
+ #define fatal_insn_not_found(insn) \
+ _fatal_insn_not_found (insn, __FILE__, __LINE__, __FUNCTION__)
+
++/* reginfo.c */
++extern tree GTY(()) global_regs_decl[FIRST_PSEUDO_REGISTER];
+
+
+ #endif /* ! GCC_RTL_H */
+Index: gcc/reginfo.c
+===================================================================
+--- a/src/gcc/reginfo.c (revision
++++ b/src/gcc/reginfo.c (revision
+@@ -88,7 +88,7 @@
+ char global_regs[FIRST_PSEUDO_REGISTER];
+
+ /* Declaration for the global register. */
+-static tree GTY(()) global_regs_decl[FIRST_PSEUDO_REGISTER];
++tree global_regs_decl[FIRST_PSEUDO_REGISTER];
+
+ /* Same information as REGS_INVALIDATED_BY_CALL but in regset form to be used
+ in dataflow more conveniently. */
+Index: gcc/config/i386/f16cintrin.h
+===================================================================
+--- a/src/gcc/config/i386/f16cintrin.h (revision
++++ b/src/gcc/config/i386/f16cintrin.h (revision
+@@ -35,7 +35,7 @@
+ extern __inline float __attribute__((__gnu_inline__, __always_inline__, __artificial__))
+ _cvtsh_ss (unsigned short __S)
+ {
+- __v8hi __H = __extension__ (__v8hi){ __S, 0, 0, 0, 0, 0, 0, 0 };
++ __v8hi __H = __extension__ (__v8hi){ (short) __S, 0, 0, 0, 0, 0, 0, 0 };
+ __v4sf __A = __builtin_ia32_vcvtph2ps (__H);
+ return __builtin_ia32_vec_ext_v4sf (__A, 0);
+ }
+Index: gcc/config/i386/sse.md
+===================================================================
+--- a/src/gcc/config/i386/sse.md (revision
++++ b/src/gcc/config/i386/sse.md (revision
+@@ -11462,10 +11462,10 @@
+ (unspec:VF_128
+ [(match_operand:VF_128 1 "nonimmediate_operand")]
+ UNSPEC_FRCZ)
+- (match_dup 3)
++ (match_dup 2)
+ (const_int 1)))]
+ "TARGET_XOP"
+- "operands[3] = CONST0_RTX (<MODE>mode);")
++ "operands[2] = CONST0_RTX (<MODE>mode);")
+
+ (define_insn "*xop_vmfrcz<mode>2"
+ [(set (match_operand:VF_128 0 "register_operand" "=x")
+Index: gcc/config/i386/driver-i386.c
+===================================================================
+--- a/src/gcc/config/i386/driver-i386.c (revision
++++ b/src/gcc/config/i386/driver-i386.c (revision
+@@ -469,6 +469,27 @@
+ has_fsgsbase = ebx & bit_FSGSBASE;
+ }
+
++ /* Check cpuid level of extended features. */
++ __cpuid (0x80000000, ext_level, ebx, ecx, edx);
++
++ if (ext_level > 0x80000000)
++ {
++ __cpuid (0x80000001, eax, ebx, ecx, edx);
++
++ has_lahf_lm = ecx & bit_LAHF_LM;
++ has_sse4a = ecx & bit_SSE4a;
++ has_abm = ecx & bit_ABM;
++ has_lwp = ecx & bit_LWP;
++ has_fma4 = ecx & bit_FMA4;
++ has_xop = ecx & bit_XOP;
++ has_tbm = ecx & bit_TBM;
++ has_lzcnt = ecx & bit_LZCNT;
++
++ has_longmode = edx & bit_LM;
++ has_3dnowp = edx & bit_3DNOWP;
++ has_3dnow = edx & bit_3DNOW;
++ }
++
+ /* Get XCR_XFEATURE_ENABLED_MASK register with xgetbv. */
+ #define XCR_XFEATURE_ENABLED_MASK 0x0
+ #define XSTATE_FP 0x1
+@@ -487,30 +508,10 @@
+ has_avx2 = 0;
+ has_fma = 0;
+ has_fma4 = 0;
++ has_f16c = 0;
+ has_xop = 0;
+ }
+
+- /* Check cpuid level of extended features. */
+- __cpuid (0x80000000, ext_level, ebx, ecx, edx);
+-
+- if (ext_level > 0x80000000)
+- {
+- __cpuid (0x80000001, eax, ebx, ecx, edx);
+-
+- has_lahf_lm = ecx & bit_LAHF_LM;
+- has_sse4a = ecx & bit_SSE4a;
+- has_abm = ecx & bit_ABM;
+- has_lwp = ecx & bit_LWP;
+- has_fma4 = ecx & bit_FMA4;
+- has_xop = ecx & bit_XOP;
+- has_tbm = ecx & bit_TBM;
+- has_lzcnt = ecx & bit_LZCNT;
+-
+- has_longmode = edx & bit_LM;
+- has_3dnowp = edx & bit_3DNOWP;
+- has_3dnow = edx & bit_3DNOW;
+- }
+-
+ if (!arch)
+ {
+ if (vendor == SIG_AMD
Index: gcc/config/i386/i386.c
===================================================================
--- a/src/gcc/config/i386/i386.c (revision
@@ -341,44 +2534,1389 @@ Index: gcc/config/i386/i386.c
8, /* number of parallel prefetches */
1, /* Branch cost */
COSTS_N_INSNS (6), /* cost of FADD and FSUB insns. */
-@@ -10431,14 +10431,15 @@
+@@ -6078,25 +6078,28 @@
+ case CHImode:
+ case CQImode:
+ {
+- int size = (bit_offset % 64)+ (int) GET_MODE_BITSIZE (mode);
++ int size = bit_offset + (int) GET_MODE_BITSIZE (mode);
+
+- if (size <= 32)
++ /* Analyze last 128 bits only. */
++ size = (size - 1) & 0x7f;
++
++ if (size < 32)
+ {
+ classes[0] = X86_64_INTEGERSI_CLASS;
+ return 1;
+ }
+- else if (size <= 64)
++ else if (size < 64)
+ {
+ classes[0] = X86_64_INTEGER_CLASS;
+ return 1;
+ }
+- else if (size <= 64+32)
++ else if (size < 64+32)
+ {
+ classes[0] = X86_64_INTEGER_CLASS;
+ classes[1] = X86_64_INTEGERSI_CLASS;
+ return 2;
+ }
+- else if (size <= 64+64)
++ else if (size < 64+64)
+ {
+ classes[0] = classes[1] = X86_64_INTEGER_CLASS;
+ return 2;
+@@ -6357,7 +6360,7 @@
+ return gen_rtx_REG (XFmode, FIRST_STACK_REG);
+ if (n == 2 && regclass[0] == X86_64_INTEGER_CLASS
+ && regclass[1] == X86_64_INTEGER_CLASS
+- && (mode == CDImode || mode == TImode || mode == TFmode)
++ && (mode == CDImode || mode == TImode)
+ && intreg[0] + 1 == intreg[1])
+ return gen_rtx_REG (mode, intreg[0]);
+
+@@ -10431,15 +10434,14 @@
if (r10_live && eax_live)
{
-- t = choose_baseaddr (m->fs.sp_offset - allocate);
-+ t = plus_constant (stack_pointer_rtx, allocate);
+- t = plus_constant (stack_pointer_rtx, allocate);
++ t = gen_rtx_PLUS (Pmode, stack_pointer_rtx, eax);
emit_move_insn (r10, gen_frame_mem (Pmode, t));
-- t = choose_baseaddr (m->fs.sp_offset - allocate - UNITS_PER_WORD);
-+ t = plus_constant (stack_pointer_rtx,
-+ allocate - UNITS_PER_WORD);
+- t = plus_constant (stack_pointer_rtx,
+- allocate - UNITS_PER_WORD);
++ t = plus_constant (t, UNITS_PER_WORD);
emit_move_insn (eax, gen_frame_mem (Pmode, t));
}
else if (eax_live || r10_live)
{
-- t = choose_baseaddr (m->fs.sp_offset - allocate);
-+ t = plus_constant (stack_pointer_rtx, allocate);
+- t = plus_constant (stack_pointer_rtx, allocate);
++ t = gen_rtx_PLUS (Pmode, stack_pointer_rtx, eax);
emit_move_insn ((eax_live ? eax : r10), gen_frame_mem (Pmode, t));
}
}
-@@ -24265,8 +24266,17 @@
+@@ -16986,17 +16988,24 @@
+ int ok;
+
+ /* FIXME: Handle zero-extended addresses. */
+- if (GET_CODE (operands[1]) == ZERO_EXTEND
+- || GET_CODE (operands[1]) == AND)
++ if (SImode_address_operand (operands[1], VOIDmode))
+ return false;
+
+ /* Check we need to optimize. */
+ if (!TARGET_OPT_AGU || optimize_function_for_size_p (cfun))
+ return false;
+
+- /* Check it is correct to split here. */
+- if (!ix86_ok_to_clobber_flags(insn))
++ /* The "at least two components" test below might not catch simple
++ move insns if parts.base is non-NULL and parts.disp is const0_rtx
++ as the only components in the address, e.g. if the register is
++ %rbp or %r13. As this test is much cheaper and moves are the
++ common case, do this check first. */
++ if (REG_P (operands[1]))
+ return false;
++
++ /* Check if it is OK to split here. */
++ if (!ix86_ok_to_clobber_flags (insn))
++ return false;
+
+ ok = ix86_decompose_address (operands[1], &parts);
+ gcc_assert (ok);
+@@ -20064,7 +20073,7 @@
+ return;
+
+ case V8SFmode:
+- mask = gen_lowpart (V8SFmode, mask);
++ mask = gen_lowpart (V8SImode, mask);
+ if (one_operand_shuffle)
+ emit_insn (gen_avx2_permvarv8sf (target, op0, mask));
+ else
+@@ -24266,7 +24275,8 @@
int
ix86_data_alignment (tree type, int align)
{
- int max_align = optimize_size ? BITS_PER_WORD : MIN (256, MAX_OFILE_ALIGNMENT);
-+ /* A data structure, equal or greater than the size of a cache line
-+ (64 bytes in the Pentium 4 and other recent Intel processors, including
-+ processors based on Intel Core microarchitecture) should be aligned
-+ so that its base address is a multiple of a cache line size. */
-
+ int max_align
-+ = MIN ((unsigned) ix86_cost->prefetch_block * 8, MAX_OFILE_ALIGNMENT);
-+
-+ if (max_align < BITS_PER_WORD)
-+ max_align = BITS_PER_WORD;
-+
++ = optimize_size ? BITS_PER_WORD : MIN (256, MAX_OFILE_ALIGNMENT);
+
if (AGGREGATE_TYPE_P (type)
&& TYPE_SIZE (type)
- && TREE_CODE (TYPE_SIZE (type)) == INTEGER_CST
+@@ -29771,7 +29781,9 @@
+ mode4 = insn_data[icode].operand[5].mode;
+
+ if (target == NULL_RTX
+- || GET_MODE (target) != insn_data[icode].operand[0].mode)
++ || GET_MODE (target) != insn_data[icode].operand[0].mode
++ || !insn_data[icode].operand[0].predicate (target,
++ GET_MODE (target)))
+ subtarget = gen_reg_rtx (insn_data[icode].operand[0].mode);
+ else
+ subtarget = target;
+@@ -36643,7 +36655,9 @@
+ else
+ dfinal.perm[i] = e;
+ }
+- dfinal.op0 = gen_reg_rtx (dfinal.vmode);
++
++ if (!d->testing_p)
++ dfinal.op0 = gen_reg_rtx (dfinal.vmode);
+ dfinal.op1 = dfinal.op0;
+ dremap.target = dfinal.op0;
+
+@@ -36841,6 +36855,9 @@
+ return false;
+ gcc_assert (d->op0 != d->op1);
+
++ if (d->testing_p)
++ return true;
++
+ nelt = d->nelt;
+ eltsz = GET_MODE_SIZE (GET_MODE_INNER (d->vmode));
+
+@@ -37040,6 +37057,8 @@
+ switch (d->vmode)
+ {
+ case V4DFmode:
++ if (d->testing_p)
++ break;
+ t1 = gen_reg_rtx (V4DFmode);
+ t2 = gen_reg_rtx (V4DFmode);
+
+@@ -37059,6 +37078,8 @@
+ {
+ int mask = odd ? 0xdd : 0x88;
+
++ if (d->testing_p)
++ break;
+ t1 = gen_reg_rtx (V8SFmode);
+ t2 = gen_reg_rtx (V8SFmode);
+ t3 = gen_reg_rtx (V8SFmode);
+@@ -37100,6 +37121,8 @@
+ return expand_vec_perm_pshufb2 (d);
+ else
+ {
++ if (d->testing_p)
++ break;
+ /* We need 2*log2(N)-1 operations to achieve odd/even
+ with interleave. */
+ t1 = gen_reg_rtx (V8HImode);
+@@ -37121,6 +37144,8 @@
+ return expand_vec_perm_pshufb2 (d);
+ else
+ {
++ if (d->testing_p)
++ break;
+ t1 = gen_reg_rtx (V16QImode);
+ t2 = gen_reg_rtx (V16QImode);
+ t3 = gen_reg_rtx (V16QImode);
+@@ -37153,6 +37178,9 @@
+ return expand_vec_perm_even_odd_1 (&d_copy, odd);
+ }
+
++ if (d->testing_p)
++ break;
++
+ t1 = gen_reg_rtx (V4DImode);
+ t2 = gen_reg_rtx (V4DImode);
+
+@@ -37179,6 +37207,9 @@
+ return expand_vec_perm_even_odd_1 (&d_copy, odd);
+ }
+
++ if (d->testing_p)
++ break;
++
+ t1 = gen_reg_rtx (V8SImode);
+ t2 = gen_reg_rtx (V8SImode);
+
+@@ -37271,6 +37302,8 @@
+ case V16QImode:
+ /* These can be implemented via interleave. We save one insn by
+ stopping once we have promoted to V4SImode and then use pshufd. */
++ if (d->testing_p)
++ return true;
+ do
+ {
+ rtx dest;
+Index: gcc/config/tilegx/tilegx.md
+===================================================================
+--- a/src/gcc/config/tilegx/tilegx.md (revision
++++ b/src/gcc/config/tilegx/tilegx.md (revision
+@@ -4924,10 +4924,8 @@
+
+ ;; Network intrinsics
+
+-;; Note the "pseudo" text is handled specially by the
+-;; asm_output_opcode routine. If the output is an empty string, the
+-;; instruction would bypass the asm_output_opcode routine, bypassing
+-;; the bundle handling code.
++;; Note the this barrier is of type "nothing," which is deleted after
++;; the final scheduling pass so that nothing is emitted for it.
+ (define_insn "tilegx_network_barrier"
+ [(unspec_volatile:SI [(const_int 0)] UNSPEC_NETWORK_BARRIER)]
+ ""
+Index: gcc/config/tilegx/tilegx-c.c
+===================================================================
+--- a/src/gcc/config/tilegx/tilegx-c.c (revision
++++ b/src/gcc/config/tilegx/tilegx-c.c (revision
+@@ -48,6 +48,9 @@
+ if (TARGET_32BIT)
+ builtin_define ("__tilegx32__");
+
++ builtin_define ("__GCC_HAVE_SYNC_COMPARE_AND_SWAP_1");
++ builtin_define ("__GCC_HAVE_SYNC_COMPARE_AND_SWAP_2");
++
+ TILEGX_CPU_CPP_ENDIAN_BUILTINS ();
+ GNU_USER_TARGET_OS_CPP_BUILTINS ();
+ }
+Index: gcc/config/tilegx/sync.md
+===================================================================
+--- a/src/gcc/config/tilegx/sync.md (revision
++++ b/src/gcc/config/tilegx/sync.md (revision
+@@ -151,15 +151,22 @@
+ (match_operand:SI 3 "const_int_operand" "")] ;; model
+ ""
+ {
++ rtx addend;
+ enum memmodel model = (enum memmodel) INTVAL (operands[3]);
+
+ if (operands[2] != const0_rtx)
+- emit_move_insn (operands[2], gen_rtx_NEG (<MODE>mode, operands[2]));
++ {
++ addend = gen_reg_rtx (<MODE>mode);
++ emit_move_insn (addend,
++ gen_rtx_MINUS (<MODE>mode, const0_rtx, operands[2]));
++ }
++ else
++ addend = operands[2];
+
+ tilegx_pre_atomic_barrier (model);
+ emit_insn (gen_atomic_fetch_add_bare<mode> (operands[0],
+ operands[1],
+- operands[2]));
++ addend));
+ tilegx_post_atomic_barrier (model);
+ DONE;
+ })
+Index: gcc/config/tilegx/tilegx.c
+===================================================================
+--- a/src/gcc/config/tilegx/tilegx.c (revision
++++ b/src/gcc/config/tilegx/tilegx.c (revision
+@@ -678,6 +678,16 @@
+ }
+
+
++/* Implement TARGET_EXPAND_TO_RTL_HOOK. */
++static void
++tilegx_expand_to_rtl_hook (void)
++{
++ /* Exclude earlier sets of crtl->uses_pic_offset_table, because we
++ only care about uses actually emitted. */
++ crtl->uses_pic_offset_table = 0;
++}
++
++
+ /* Implement TARGET_SHIFT_TRUNCATION_MASK. DImode shifts use the mode
+ matching insns and therefore guarantee that the shift count is
+ modulo 64. SImode shifts sometimes use the 64 bit version so do
+@@ -3490,6 +3500,12 @@
+ }
+ if (!pat)
+ return NULL_RTX;
++
++ /* If we are generating a prefetch, tell the scheduler not to move
++ it around. */
++ if (GET_CODE (pat) == PREFETCH)
++ PREFETCH_SCHEDULE_BARRIER_P (pat) = true;
++
+ emit_insn (pat);
+
+ if (nonvoid)
+@@ -4317,10 +4333,12 @@
+ basic_block bb;
+ FOR_EACH_BB (bb)
+ {
+- rtx insn, next;
++ rtx insn, next, prev;
+ rtx end = NEXT_INSN (BB_END (bb));
+
+- for (insn = next_insn_to_bundle (BB_HEAD (bb), end); insn; insn = next)
++ prev = NULL_RTX;
++ for (insn = next_insn_to_bundle (BB_HEAD (bb), end); insn;
++ prev = insn, insn = next)
+ {
+ next = next_insn_to_bundle (NEXT_INSN (insn), end);
+
+@@ -4345,6 +4363,18 @@
+ PUT_MODE (insn, SImode);
+ }
+ }
++
++ /* Delete barrier insns, because they can mess up the
++ emitting of bundle braces. If it is end-of-bundle, then
++ the previous insn must be marked end-of-bundle. */
++ if (get_attr_type (insn) == TYPE_NOTHING) {
++ if (GET_MODE (insn) == QImode && prev != NULL
++ && GET_MODE (prev) == SImode)
++ {
++ PUT_MODE (prev, QImode);
++ }
++ delete_insn (insn);
++ }
+ }
+ }
+ }
+@@ -5428,6 +5458,9 @@
+ #undef TARGET_RTX_COSTS
+ #define TARGET_RTX_COSTS tilegx_rtx_costs
+
++#undef TARGET_EXPAND_TO_RTL_HOOK
++#define TARGET_EXPAND_TO_RTL_HOOK tilegx_expand_to_rtl_hook
++
+ #undef TARGET_SHIFT_TRUNCATION_MASK
+ #define TARGET_SHIFT_TRUNCATION_MASK tilegx_shift_truncation_mask
+
+Index: gcc/config/tilepro/tilepro-c.c
+===================================================================
+--- a/src/gcc/config/tilepro/tilepro-c.c (revision
++++ b/src/gcc/config/tilepro/tilepro-c.c (revision
+@@ -45,6 +45,11 @@
+ builtin_define ("__tile_chip__=1");
+ builtin_define ("__tile_chip_rev__=0");
+
++ builtin_define ("__GCC_HAVE_SYNC_COMPARE_AND_SWAP_1");
++ builtin_define ("__GCC_HAVE_SYNC_COMPARE_AND_SWAP_2");
++ builtin_define ("__GCC_HAVE_SYNC_COMPARE_AND_SWAP_4");
++ builtin_define ("__GCC_HAVE_SYNC_COMPARE_AND_SWAP_8");
++
+ TILEPRO_CPU_CPP_ENDIAN_BUILTINS ();
+ GNU_USER_TARGET_OS_CPP_BUILTINS ();
+ }
+Index: gcc/config/tilepro/tilepro.c
+===================================================================
+--- a/src/gcc/config/tilepro/tilepro.c (revision
++++ b/src/gcc/config/tilepro/tilepro.c (revision
+@@ -3167,6 +3167,12 @@
+ }
+ if (!pat)
+ return NULL_RTX;
++
++ /* If we are generating a prefetch, tell the scheduler not to move
++ it around. */
++ if (GET_CODE (pat) == PREFETCH)
++ PREFETCH_SCHEDULE_BARRIER_P (pat) = true;
++
+ emit_insn (pat);
+
+ if (nonvoid)
+Index: gcc/config/tilepro/tilepro.md
+===================================================================
+--- a/src/gcc/config/tilepro/tilepro.md (revision
++++ b/src/gcc/config/tilepro/tilepro.md (revision
+@@ -796,7 +796,7 @@
+
+ (define_expand "ctzdi2"
+ [(set (match_operand:DI 0 "register_operand" "")
+- (ctz:DI (match_operand:DI 1 "reg_or_0_operand" "")))]
++ (ctz:DI (match_operand:DI 1 "register_operand" "")))]
+ ""
+ {
+ rtx lo, hi, ctz_lo, ctz_hi, ctz_hi_plus_32, result;
+@@ -824,7 +824,7 @@
+
+ (define_expand "clzdi2"
+ [(set (match_operand:DI 0 "register_operand" "")
+- (clz:DI (match_operand:DI 1 "reg_or_0_operand" "")))]
++ (clz:DI (match_operand:DI 1 "register_operand" "")))]
+ ""
+ {
+ rtx lo, hi, clz_lo, clz_hi, clz_lo_plus_32, result;
+@@ -852,7 +852,7 @@
+
+ (define_expand "ffsdi2"
+ [(set (match_operand:DI 0 "register_operand" "")
+- (ffs:DI (match_operand:DI 1 "reg_or_0_operand" "")))]
++ (ffs:DI (match_operand:DI 1 "register_operand" "")))]
+ ""
+ {
+ rtx lo, hi, ctz_lo, ctz_hi, ctz_hi_plus_32, ctz, ctz_plus_1,ctz_cond;
+Index: gcc/config/arm/ldmstm.md
+===================================================================
+--- a/src/gcc/config/arm/ldmstm.md (revision
++++ b/src/gcc/config/arm/ldmstm.md (revision
+@@ -23,15 +23,15 @@
+
+ (define_insn "*ldm4_ia"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (match_operand:SI 5 "s_register_operand" "rk")))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 4))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 8))))
+- (set (match_operand:SI 4 "arm_hard_register_operand" "")
++ (set (match_operand:SI 4 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 12))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 4"
+@@ -41,15 +41,15 @@
+
+ (define_insn "*thumb_ldm4_ia"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "low_register_operand" "")
+ (mem:SI (match_operand:SI 5 "s_register_operand" "l")))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 4))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 8))))
+- (set (match_operand:SI 4 "arm_hard_register_operand" "")
++ (set (match_operand:SI 4 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 12))))])]
+ "TARGET_THUMB1 && XVECLEN (operands[0], 0) == 4"
+@@ -60,15 +60,15 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 5 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 5) (const_int 16)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (match_dup 5)))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 4))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 8))))
+- (set (match_operand:SI 4 "arm_hard_register_operand" "")
++ (set (match_operand:SI 4 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 12))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 5"
+@@ -80,15 +80,15 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 5 "s_register_operand" "+&l")
+ (plus:SI (match_dup 5) (const_int 16)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "low_register_operand" "")
+ (mem:SI (match_dup 5)))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 4))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 8))))
+- (set (match_operand:SI 4 "arm_hard_register_operand" "")
++ (set (match_operand:SI 4 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 12))))])]
+ "TARGET_THUMB1 && XVECLEN (operands[0], 0) == 5"
+@@ -98,13 +98,13 @@
+ (define_insn "*stm4_ia"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (match_operand:SI 5 "s_register_operand" "rk"))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 8)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 12)))
+- (match_operand:SI 4 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 4 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 4"
+ "stm%(ia%)\t%5, {%1, %2, %3, %4}"
+ [(set_attr "type" "store4")
+@@ -115,13 +115,13 @@
+ [(set (match_operand:SI 5 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 5) (const_int 16)))
+ (set (mem:SI (match_dup 5))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 8)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 12)))
+- (match_operand:SI 4 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 4 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 5"
+ "stm%(ia%)\t%5!, {%1, %2, %3, %4}"
+ [(set_attr "type" "store4")
+@@ -132,29 +132,29 @@
+ [(set (match_operand:SI 5 "s_register_operand" "+&l")
+ (plus:SI (match_dup 5) (const_int 16)))
+ (set (mem:SI (match_dup 5))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "low_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "low_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 8)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))
++ (match_operand:SI 3 "low_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 12)))
+- (match_operand:SI 4 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 4 "low_register_operand" ""))])]
+ "TARGET_THUMB1 && XVECLEN (operands[0], 0) == 5"
+ "stm%(ia%)\t%5!, {%1, %2, %3, %4}"
+ [(set_attr "type" "store4")])
+
+ (define_insn "*ldm4_ib"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_operand:SI 5 "s_register_operand" "rk")
+ (const_int 4))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 8))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 12))))
+- (set (match_operand:SI 4 "arm_hard_register_operand" "")
++ (set (match_operand:SI 4 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 16))))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 4"
+@@ -166,16 +166,16 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 5 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 5) (const_int 16)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 4))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 8))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 12))))
+- (set (match_operand:SI 4 "arm_hard_register_operand" "")
++ (set (match_operand:SI 4 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int 16))))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 5"
+@@ -186,13 +186,13 @@
+ (define_insn "*stm4_ib"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (plus:SI (match_operand:SI 5 "s_register_operand" "rk") (const_int 4)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 8)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 12)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 16)))
+- (match_operand:SI 4 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 4 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 4"
+ "stm%(ib%)\t%5, {%1, %2, %3, %4}"
+ [(set_attr "type" "store4")
+@@ -203,13 +203,13 @@
+ [(set (match_operand:SI 5 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 5) (const_int 16)))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 4)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 8)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 12)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int 16)))
+- (match_operand:SI 4 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 4 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 5"
+ "stm%(ib%)\t%5!, {%1, %2, %3, %4}"
+ [(set_attr "type" "store4")
+@@ -217,16 +217,16 @@
+
+ (define_insn "*ldm4_da"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_operand:SI 5 "s_register_operand" "rk")
+ (const_int -12))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -8))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -4))))
+- (set (match_operand:SI 4 "arm_hard_register_operand" "")
++ (set (match_operand:SI 4 "arm_hard_general_register_operand" "")
+ (mem:SI (match_dup 5)))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 4"
+ "ldm%(da%)\t%5, {%1, %2, %3, %4}"
+@@ -237,16 +237,16 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 5 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 5) (const_int -16)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -12))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -8))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -4))))
+- (set (match_operand:SI 4 "arm_hard_register_operand" "")
++ (set (match_operand:SI 4 "arm_hard_general_register_operand" "")
+ (mem:SI (match_dup 5)))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 5"
+ "ldm%(da%)\t%5!, {%1, %2, %3, %4}"
+@@ -256,13 +256,13 @@
+ (define_insn "*stm4_da"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (plus:SI (match_operand:SI 5 "s_register_operand" "rk") (const_int -12)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -8)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -4)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (match_dup 5))
+- (match_operand:SI 4 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 4 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 4"
+ "stm%(da%)\t%5, {%1, %2, %3, %4}"
+ [(set_attr "type" "store4")
+@@ -273,13 +273,13 @@
+ [(set (match_operand:SI 5 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 5) (const_int -16)))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -12)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -8)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -4)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (match_dup 5))
+- (match_operand:SI 4 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 4 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 5"
+ "stm%(da%)\t%5!, {%1, %2, %3, %4}"
+ [(set_attr "type" "store4")
+@@ -287,16 +287,16 @@
+
+ (define_insn "*ldm4_db"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_operand:SI 5 "s_register_operand" "rk")
+ (const_int -16))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -12))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -8))))
+- (set (match_operand:SI 4 "arm_hard_register_operand" "")
++ (set (match_operand:SI 4 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -4))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 4"
+@@ -308,16 +308,16 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 5 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 5) (const_int -16)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -16))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -12))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -8))))
+- (set (match_operand:SI 4 "arm_hard_register_operand" "")
++ (set (match_operand:SI 4 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 5)
+ (const_int -4))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 5"
+@@ -328,13 +328,13 @@
+ (define_insn "*stm4_db"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (plus:SI (match_operand:SI 5 "s_register_operand" "rk") (const_int -16)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -12)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -8)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -4)))
+- (match_operand:SI 4 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 4 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 4"
+ "stm%(db%)\t%5, {%1, %2, %3, %4}"
+ [(set_attr "type" "store4")
+@@ -345,13 +345,13 @@
+ [(set (match_operand:SI 5 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 5) (const_int -16)))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -16)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -12)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -8)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 5) (const_int -4)))
+- (match_operand:SI 4 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 4 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 5"
+ "stm%(db%)\t%5!, {%1, %2, %3, %4}"
+ [(set_attr "type" "store4")
+@@ -466,12 +466,12 @@
+
+ (define_insn "*ldm3_ia"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (match_operand:SI 4 "s_register_operand" "rk")))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 4))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 8))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 3"
+@@ -481,12 +481,12 @@
+
+ (define_insn "*thumb_ldm3_ia"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "low_register_operand" "")
+ (mem:SI (match_operand:SI 4 "s_register_operand" "l")))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 4))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 8))))])]
+ "TARGET_THUMB1 && XVECLEN (operands[0], 0) == 3"
+@@ -497,12 +497,12 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 4 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 4) (const_int 12)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (match_dup 4)))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 4))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 8))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 4"
+@@ -514,12 +514,12 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 4 "s_register_operand" "+&l")
+ (plus:SI (match_dup 4) (const_int 12)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "low_register_operand" "")
+ (mem:SI (match_dup 4)))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 4))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 8))))])]
+ "TARGET_THUMB1 && XVECLEN (operands[0], 0) == 4"
+@@ -529,11 +529,11 @@
+ (define_insn "*stm3_ia"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (match_operand:SI 4 "s_register_operand" "rk"))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int 4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int 8)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 3"
+ "stm%(ia%)\t%4, {%1, %2, %3}"
+ [(set_attr "type" "store3")
+@@ -544,11 +544,11 @@
+ [(set (match_operand:SI 4 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 4) (const_int 12)))
+ (set (mem:SI (match_dup 4))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int 4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int 8)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 4"
+ "stm%(ia%)\t%4!, {%1, %2, %3}"
+ [(set_attr "type" "store3")
+@@ -559,24 +559,24 @@
+ [(set (match_operand:SI 4 "s_register_operand" "+&l")
+ (plus:SI (match_dup 4) (const_int 12)))
+ (set (mem:SI (match_dup 4))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "low_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int 4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "low_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int 8)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 3 "low_register_operand" ""))])]
+ "TARGET_THUMB1 && XVECLEN (operands[0], 0) == 4"
+ "stm%(ia%)\t%4!, {%1, %2, %3}"
+ [(set_attr "type" "store3")])
+
+ (define_insn "*ldm3_ib"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_operand:SI 4 "s_register_operand" "rk")
+ (const_int 4))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 8))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 12))))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 3"
+@@ -588,13 +588,13 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 4 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 4) (const_int 12)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 4))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 8))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int 12))))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 4"
+@@ -605,11 +605,11 @@
+ (define_insn "*stm3_ib"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (plus:SI (match_operand:SI 4 "s_register_operand" "rk") (const_int 4)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int 8)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int 12)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 3"
+ "stm%(ib%)\t%4, {%1, %2, %3}"
+ [(set_attr "type" "store3")
+@@ -620,11 +620,11 @@
+ [(set (match_operand:SI 4 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 4) (const_int 12)))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int 4)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int 8)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int 12)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 4"
+ "stm%(ib%)\t%4!, {%1, %2, %3}"
+ [(set_attr "type" "store3")
+@@ -632,13 +632,13 @@
+
+ (define_insn "*ldm3_da"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_operand:SI 4 "s_register_operand" "rk")
+ (const_int -8))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int -4))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (match_dup 4)))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 3"
+ "ldm%(da%)\t%4, {%1, %2, %3}"
+@@ -649,13 +649,13 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 4 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 4) (const_int -12)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int -8))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int -4))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (match_dup 4)))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 4"
+ "ldm%(da%)\t%4!, {%1, %2, %3}"
+@@ -665,11 +665,11 @@
+ (define_insn "*stm3_da"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (plus:SI (match_operand:SI 4 "s_register_operand" "rk") (const_int -8)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int -4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (match_dup 4))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 3"
+ "stm%(da%)\t%4, {%1, %2, %3}"
+ [(set_attr "type" "store3")
+@@ -680,11 +680,11 @@
+ [(set (match_operand:SI 4 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 4) (const_int -12)))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int -8)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int -4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (match_dup 4))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 4"
+ "stm%(da%)\t%4!, {%1, %2, %3}"
+ [(set_attr "type" "store3")
+@@ -692,13 +692,13 @@
+
+ (define_insn "*ldm3_db"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_operand:SI 4 "s_register_operand" "rk")
+ (const_int -12))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int -8))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int -4))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 3"
+@@ -710,13 +710,13 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 4 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 4) (const_int -12)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int -12))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int -8))))
+- (set (match_operand:SI 3 "arm_hard_register_operand" "")
++ (set (match_operand:SI 3 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 4)
+ (const_int -4))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 4"
+@@ -727,11 +727,11 @@
+ (define_insn "*stm3_db"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (plus:SI (match_operand:SI 4 "s_register_operand" "rk") (const_int -12)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int -8)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int -4)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 3"
+ "stm%(db%)\t%4, {%1, %2, %3}"
+ [(set_attr "type" "store3")
+@@ -742,11 +742,11 @@
+ [(set (match_operand:SI 4 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 4) (const_int -12)))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int -12)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int -8)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 4) (const_int -4)))
+- (match_operand:SI 3 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 3 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 4"
+ "stm%(db%)\t%4!, {%1, %2, %3}"
+ [(set_attr "type" "store3")
+@@ -847,9 +847,9 @@
+
+ (define_insn "*ldm2_ia"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (match_operand:SI 3 "s_register_operand" "rk")))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 3)
+ (const_int 4))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 2"
+@@ -859,9 +859,9 @@
+
+ (define_insn "*thumb_ldm2_ia"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "low_register_operand" "")
+ (mem:SI (match_operand:SI 3 "s_register_operand" "l")))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 3)
+ (const_int 4))))])]
+ "TARGET_THUMB1 && XVECLEN (operands[0], 0) == 2"
+@@ -872,9 +872,9 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 3 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 3) (const_int 8)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (match_dup 3)))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 3)
+ (const_int 4))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 3"
+@@ -886,9 +886,9 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 3 "s_register_operand" "+&l")
+ (plus:SI (match_dup 3) (const_int 8)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "low_register_operand" "")
+ (mem:SI (match_dup 3)))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "low_register_operand" "")
+ (mem:SI (plus:SI (match_dup 3)
+ (const_int 4))))])]
+ "TARGET_THUMB1 && XVECLEN (operands[0], 0) == 3"
+@@ -898,9 +898,9 @@
+ (define_insn "*stm2_ia"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (match_operand:SI 3 "s_register_operand" "rk"))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 3) (const_int 4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 2"
+ "stm%(ia%)\t%3, {%1, %2}"
+ [(set_attr "type" "store2")
+@@ -911,9 +911,9 @@
+ [(set (match_operand:SI 3 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 3) (const_int 8)))
+ (set (mem:SI (match_dup 3))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 3) (const_int 4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 3"
+ "stm%(ia%)\t%3!, {%1, %2}"
+ [(set_attr "type" "store2")
+@@ -924,19 +924,19 @@
+ [(set (match_operand:SI 3 "s_register_operand" "+&l")
+ (plus:SI (match_dup 3) (const_int 8)))
+ (set (mem:SI (match_dup 3))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "low_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 3) (const_int 4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 2 "low_register_operand" ""))])]
+ "TARGET_THUMB1 && XVECLEN (operands[0], 0) == 3"
+ "stm%(ia%)\t%3!, {%1, %2}"
+ [(set_attr "type" "store2")])
+
+ (define_insn "*ldm2_ib"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_operand:SI 3 "s_register_operand" "rk")
+ (const_int 4))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 3)
+ (const_int 8))))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 2"
+@@ -948,10 +948,10 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 3 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 3) (const_int 8)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 3)
+ (const_int 4))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 3)
+ (const_int 8))))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 3"
+@@ -962,9 +962,9 @@
+ (define_insn "*stm2_ib"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (plus:SI (match_operand:SI 3 "s_register_operand" "rk") (const_int 4)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 3) (const_int 8)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 2"
+ "stm%(ib%)\t%3, {%1, %2}"
+ [(set_attr "type" "store2")
+@@ -975,9 +975,9 @@
+ [(set (match_operand:SI 3 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 3) (const_int 8)))
+ (set (mem:SI (plus:SI (match_dup 3) (const_int 4)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 3) (const_int 8)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 3"
+ "stm%(ib%)\t%3!, {%1, %2}"
+ [(set_attr "type" "store2")
+@@ -985,10 +985,10 @@
+
+ (define_insn "*ldm2_da"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_operand:SI 3 "s_register_operand" "rk")
+ (const_int -4))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (match_dup 3)))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 2"
+ "ldm%(da%)\t%3, {%1, %2}"
+@@ -999,10 +999,10 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 3 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 3) (const_int -8)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 3)
+ (const_int -4))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (match_dup 3)))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 3"
+ "ldm%(da%)\t%3!, {%1, %2}"
+@@ -1012,9 +1012,9 @@
+ (define_insn "*stm2_da"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (plus:SI (match_operand:SI 3 "s_register_operand" "rk") (const_int -4)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (match_dup 3))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 2"
+ "stm%(da%)\t%3, {%1, %2}"
+ [(set_attr "type" "store2")
+@@ -1025,9 +1025,9 @@
+ [(set (match_operand:SI 3 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 3) (const_int -8)))
+ (set (mem:SI (plus:SI (match_dup 3) (const_int -4)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (match_dup 3))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))])]
+ "TARGET_ARM && XVECLEN (operands[0], 0) == 3"
+ "stm%(da%)\t%3!, {%1, %2}"
+ [(set_attr "type" "store2")
+@@ -1035,10 +1035,10 @@
+
+ (define_insn "*ldm2_db"
+ [(match_parallel 0 "load_multiple_operation"
+- [(set (match_operand:SI 1 "arm_hard_register_operand" "")
++ [(set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_operand:SI 3 "s_register_operand" "rk")
+ (const_int -8))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 3)
+ (const_int -4))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 2"
+@@ -1050,10 +1050,10 @@
+ [(match_parallel 0 "load_multiple_operation"
+ [(set (match_operand:SI 3 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 3) (const_int -8)))
+- (set (match_operand:SI 1 "arm_hard_register_operand" "")
++ (set (match_operand:SI 1 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 3)
+ (const_int -8))))
+- (set (match_operand:SI 2 "arm_hard_register_operand" "")
++ (set (match_operand:SI 2 "arm_hard_general_register_operand" "")
+ (mem:SI (plus:SI (match_dup 3)
+ (const_int -4))))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 3"
+@@ -1064,9 +1064,9 @@
+ (define_insn "*stm2_db"
+ [(match_parallel 0 "store_multiple_operation"
+ [(set (mem:SI (plus:SI (match_operand:SI 3 "s_register_operand" "rk") (const_int -8)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 3) (const_int -4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 2"
+ "stm%(db%)\t%3, {%1, %2}"
+ [(set_attr "type" "store2")
+@@ -1077,9 +1077,9 @@
+ [(set (match_operand:SI 3 "s_register_operand" "+&rk")
+ (plus:SI (match_dup 3) (const_int -8)))
+ (set (mem:SI (plus:SI (match_dup 3) (const_int -8)))
+- (match_operand:SI 1 "arm_hard_register_operand" ""))
++ (match_operand:SI 1 "arm_hard_general_register_operand" ""))
+ (set (mem:SI (plus:SI (match_dup 3) (const_int -4)))
+- (match_operand:SI 2 "arm_hard_register_operand" ""))])]
++ (match_operand:SI 2 "arm_hard_general_register_operand" ""))])]
+ "TARGET_32BIT && XVECLEN (operands[0], 0) == 3"
+ "stm%(db%)\t%3!, {%1, %2}"
+ [(set_attr "type" "store2")
+Index: gcc/config/arm/predicates.md
+===================================================================
+--- a/src/gcc/config/arm/predicates.md (revision
++++ b/src/gcc/config/arm/predicates.md (revision
+@@ -31,11 +31,11 @@
+ || REGNO_REG_CLASS (REGNO (op)) != NO_REGS));
+ })
+
+-;; Any hard register.
+-(define_predicate "arm_hard_register_operand"
++;; Any general register.
++(define_predicate "arm_hard_general_register_operand"
+ (match_code "reg")
+ {
+- return REGNO (op) < FIRST_PSEUDO_REGISTER;
++ return REGNO (op) <= LAST_ARM_REGNUM;
+ })
+
+ ;; A low register.
+Index: gcc/config/arm/arm-ldmstm.ml
+===================================================================
+--- a/src/gcc/config/arm/arm-ldmstm.ml (revision
++++ b/src/gcc/config/arm/arm-ldmstm.ml (revision
+@@ -67,10 +67,13 @@
+ Printf.sprintf ("(match_operand:SI %d \"s_register_operand\" \"%s%s\")")
+ (nregs + 1) (inout_constr op_type) (constr thumb)
+
++let reg_predicate thumb =
++ if thumb then "low_register_operand" else "arm_hard_general_register_operand"
++
+ let write_ldm_set thumb nregs offset opnr first =
+ let indent = " " in
+ Printf.printf "%s" (if first then " [" else indent);
+- Printf.printf "(set (match_operand:SI %d \"arm_hard_register_operand\" \"\")\n" opnr;
++ Printf.printf "(set (match_operand:SI %d \"%s\" \"\")\n" opnr (reg_predicate thumb);
+ Printf.printf "%s (mem:SI " indent;
+ begin if offset != 0 then Printf.printf "(plus:SI " end;
+ Printf.printf "%s" (destreg nregs first IN thumb);
+@@ -84,7 +87,7 @@
+ begin if offset != 0 then Printf.printf "(plus:SI " end;
+ Printf.printf "%s" (destreg nregs first IN thumb);
+ begin if offset != 0 then Printf.printf " (const_int %d))" offset end;
+- Printf.printf ")\n%s (match_operand:SI %d \"arm_hard_register_operand\" \"\"))" indent opnr
++ Printf.printf ")\n%s (match_operand:SI %d \"%s\" \"\"))" indent opnr (reg_predicate thumb)
+
+ let write_ldm_peep_set extra_indent nregs opnr first =
+ let indent = " " ^ extra_indent in
+Index: gcc/config/pa/pa.c
+===================================================================
+--- a/src/gcc/config/pa/pa.c (revision
++++ b/src/gcc/config/pa/pa.c (revision
+@@ -7475,7 +7475,7 @@
+ if (!TARGET_LONG_CALLS && distance < MAX_PCREL17F_OFFSET)
+ return 8;
+
+- if (TARGET_LONG_ABS_CALL && !flag_pic)
++ if (!flag_pic)
+ return 12;
+
+ return 24;
+@@ -8040,7 +8040,8 @@
+ return 12;
+
+ if (TARGET_FAST_INDIRECT_CALLS
+- || (!TARGET_PORTABLE_RUNTIME
++ || (!TARGET_LONG_CALLS
++ && !TARGET_PORTABLE_RUNTIME
+ && ((TARGET_PA_20 && !TARGET_SOM && distance < 7600000)
+ || distance < MAX_PCREL17F_OFFSET)))
+ return 8;
Index: gcc/config/mips/driver-native.c
===================================================================
--- a/src/gcc/config/mips/driver-native.c (revision
@@ -439,3 +3977,112 @@ Index: gcc/regcprop.c
/* Special-case plain move instructions, since we may well
be able to do the move from a different register class. */
if (set && REG_P (SET_SRC (set)))
+Index: libgfortran/ChangeLog
+===================================================================
+--- a/src/libgfortran/ChangeLog (revision
++++ b/src/libgfortran/ChangeLog (revision
+@@ -1,3 +1,14 @@
++2014-02-15 Jerry DeLisle <jvdelisle@gcc.gnu>
++ Dominique d'Humieres <dominiq@lps.ens.fr>
++
++ Backport from mainline
++ PR libfortran/59771
++ PR libfortran/59774
++ PR libfortran/59836
++ * io/write_float.def (output_float): Fix wrong handling of the
++ Fw.0 format.
++ (output_float_FMT_G_): Fixes rounding issues with -m32.
++
+ 2013-07-03 Uros Bizjak <ubizjak@gmail.com>
+
+ Backport from mainline
+Index: libgfortran/io/write_float.def
+===================================================================
+--- a/src/libgfortran/io/write_float.def (revision
++++ b/src/libgfortran/io/write_float.def (revision
+@@ -273,7 +273,7 @@
+ updown:
+
+ rchar = '0';
+- if (w > 0 && d == 0 && p == 0)
++ if (ft != FMT_F && w > 0 && d == 0 && p == 0)
+ nbefore = 1;
+ /* Scan for trailing zeros to see if we really need to round it. */
+ for(i = nbefore + nafter; i < ndigits; i++)
+@@ -288,11 +288,20 @@
+ if (nbefore + nafter == 0)
+ {
+ ndigits = 0;
+- if (nzero_real == d && digits[0] >= rchar)
++ if ((d == 0 || nzero_real == d) && digits[0] >= rchar)
+ {
+ /* We rounded to zero but shouldn't have */
+- nzero--;
+- nafter = 1;
++ if (d != 0)
++ {
++ nzero--;
++ nafter = 1;
++ }
++ else
++ {
++ /* Handle the case Fw.0 and value < 1.0 */
++ nbefore = 1;
++ digits--;
++ }
+ digits[0] = '1';
+ ndigits = 1;
+ }
+@@ -828,12 +837,13 @@
+ int d = f->u.real.d;\
+ int w = f->u.real.w;\
+ fnode *newf;\
+- GFC_REAL_ ## x rexp_d, r = 0.5;\
++ GFC_REAL_ ## x exp_d, r = 0.5, r_sc;\
+ int low, high, mid;\
+ int ubound, lbound;\
+ char *p, pad = ' ';\
+ int save_scale_factor, nb = 0;\
+ try result;\
++ volatile GFC_REAL_ ## x temp;\
+ \
+ save_scale_factor = dtp->u.p.scale_factor;\
+ newf = (fnode *) get_mem (sizeof (fnode));\
+@@ -853,10 +863,13 @@
+ break;\
+ }\
+ \
+- rexp_d = calculate_exp_ ## x (-d);\
+- if ((m > 0.0 && ((m < 0.1 - 0.1 * r * rexp_d) || (rexp_d * (m + r) >= 1.0)))\
++ exp_d = calculate_exp_ ## x (d);\
++ r_sc = (1 - r / exp_d);\
++ temp = 0.1 * r_sc;\
++ if ((m > 0.0 && ((m < temp) || (r >= (exp_d - m))))\
+ || ((m == 0.0) && !(compile_options.allow_std\
+- & (GFC_STD_F2003 | GFC_STD_F2008))))\
++ & (GFC_STD_F2003 | GFC_STD_F2008)))\
++ || d == 0)\
+ { \
+ newf->format = FMT_E;\
+ newf->u.real.w = w;\
+@@ -874,10 +887,9 @@
+ \
+ while (low <= high)\
+ { \
+- volatile GFC_REAL_ ## x temp;\
+ mid = (low + high) / 2;\
+ \
+- temp = (calculate_exp_ ## x (mid - 1) * (1 - r * rexp_d));\
++ temp = (calculate_exp_ ## x (mid - 1) * r_sc);\
+ \
+ if (m < temp)\
+ { \
+Index: .
+===================================================================
+--- a/src/. (revision
++++ b/src/. (revision
+
+Property changes on: .
+___________________________________________________________________
+Modified: svn:mergeinfo
+ Merged /trunk:r206124-206126
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-07 02:46:29 +0000