diff options
author | Hans Rosenfeld <hans.rosenfeld@joyent.com> | 2019-01-15 16:29:40 +0100 |
---|---|---|
committer | Patrick Mooney <pmooney@pfmooney.com> | 2020-05-22 18:59:54 +0000 |
commit | 9c3024a3457d2d1269be18124a1ac69e33000da7 (patch) | |
tree | b655da9bdab2b38e793d29c0af87e4e5b615c67d /usr/src/uts/intel/sys/debugreg.h | |
parent | 88d6421c15f1c4daea9c8128e715662091258054 (diff) | |
download | illumos-gate-9c3024a3457d2d1269be18124a1ac69e33000da7.tar.gz |
12682 want mdb-bhyve module
Portions contributed by: Andy Fiddaman <omnios@citrus-it.co.uk>
Portions contributed by: John Levon <john.levon@joyent.com>
Portions contributed by: Patrick Mooney <patrick.mooney@joyent.com>
Reviewed by: John Levon <john.levon@joyent.com>
Approved by: Dan McDonald <danmcd@joyent.com>
Diffstat (limited to 'usr/src/uts/intel/sys/debugreg.h')
-rw-r--r-- | usr/src/uts/intel/sys/debugreg.h | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/usr/src/uts/intel/sys/debugreg.h b/usr/src/uts/intel/sys/debugreg.h index b537076d26..8528a293ab 100644 --- a/usr/src/uts/intel/sys/debugreg.h +++ b/usr/src/uts/intel/sys/debugreg.h @@ -26,6 +26,9 @@ /* Copyright (c) 1990, 1991 UNIX System Laboratories, Inc. */ /* Copyright (c) 1984, 1986, 1987, 1988, 1989, 1990 AT&T */ /* All Rights Reserved */ +/* + * Copyright (c) 2018, Joyent, Inc. All rights reserved. + */ #ifndef _SYS_DEBUGREG_H #define _SYS_DEBUGREG_H @@ -57,6 +60,7 @@ extern "C" { #define DR_ICEALSO 0x2000 /* Flag bit reserved for in-circuit-emulator */ #define DR_SINGLESTEP 0x4000 /* Trap resulting from the single-step flag */ #define DR_TASKSWITCH 0x8000 /* Trap resulting from a task-switch */ +#define DR_IN_RTM 0x10000 /* Trap inside an RTM region */ /* * dr7 controls the rest of the debug registers. @@ -73,6 +77,8 @@ extern "C" { #define DR_CONTROL_RESERVED 0xFC00 /* Bits reserved by Intel */ #define DR_LOCAL_SLOWDOWN 0x100 /* Slow the pipeline for ldt addrs */ #define DR_GLOBAL_SLOWDOWN 0x200 /* Slow the pipeline for gdt addrs */ +#define DR_RTM 0x800 /* Restricted Transactional Memory */ +#define DR_GENERAL_DETECT 0x2000 /* General Detect Enable */ #define DR_LOCAL_ENABLE_SHIFT 0 /* Additional shift: local enable */ #define DR_GLOBAL_ENABLE_SHIFT 1 /* Additional shift: global enable */ @@ -95,6 +101,7 @@ extern "C" { #define DR_LEN_1 0x0 /* Settings for data length */ #define DR_LEN_2 0x4 #define DR_LEN_4 0xC +#define DR_LEN_8 0x8 #ifdef __cplusplus } |