1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License (the "License").
* You may not use this file except in compliance with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright (C) 2003-2005 Chelsio Communications. All rights reserved.
*/
#include "cphy.h"
#include "elmer0.h"
#include "suni1x10gexp_regs.h"
/* Port Reset */
/* ARGSUSED */
static int my3126_reset(struct cphy *cphy, int wait)
{
/*
* This can be done through registers. It is not required since
* a full chip reset is used.
*/
return (0);
}
/* ARGSUSED */
static int my3126_interrupt_enable(struct cphy *cphy)
{
/* T1 Elmer does not support link/act LED. */
if (!is_T2(cphy->adapter))
return (0);
ch_start_cyclic(&cphy->phy_update_cyclic, 30);
(void) t1_tpi_read(cphy->adapter, A_ELMER0_GPO, &cphy->elmer_gpo);
return (0);
}
/* ARGSUSED */
static int my3126_interrupt_disable(struct cphy *cphy)
{
/* T1 Elmer does not support link/act LED. */
if (is_T2(cphy->adapter))
ch_stop_cyclic(&cphy->phy_update_cyclic);
return (0);
}
/* ARGSUSED */
static int my3126_interrupt_clear(struct cphy *cphy)
{
return (0);
}
#define OFFSET(REG_ADDR) (REG_ADDR << 2)
static int
my3126_interrupt_handler(struct cphy *cphy)
{
u32 val;
u16 val16;
u16 status;
u32 act_count;
adapter_t *adapter;
/* T1 Elmer does not support link/act LED. */
if (!is_T2(cphy->adapter))
return (cphy_cause_link_change);
adapter = cphy->adapter;
if (cphy->count == 50) {
(void) mdio_read(cphy, 0x1, 0x1, &val);
val16 = (u16) val;
status = cphy->bmsr ^ val16;
if (status & BMSR_LSTATUS) {
link_changed(adapter, 0);
}
cphy->bmsr = val16;
/*
* We have only enabled link change interrupts so it
* must be that.
*/
cphy->count = 0;
}
(void) t1_tpi_write(adapter, OFFSET(SUNI1x10GEXP_REG_MSTAT_CONTROL),
SUNI1x10GEXP_BITMSK_MSTAT_SNAP);
(void) t1_tpi_read(adapter,
OFFSET(SUNI1x10GEXP_REG_MSTAT_COUNTER_1_LOW), &act_count);
(void) t1_tpi_read(adapter,
OFFSET(SUNI1x10GEXP_REG_MSTAT_COUNTER_33_LOW), &val);
act_count += val;
val = cphy->elmer_gpo;
if ((val & (1 << 8)) ||
(cphy->act_count == act_count) || (cphy->act_on)) {
val |= (1 << 9);
(void) t1_tpi_write(adapter, A_ELMER0_GPO, val);
cphy->act_on = 0;
} else {
val &= ~(1 << 9);
(void) t1_tpi_write(adapter, A_ELMER0_GPO, val);
cphy->act_on = 1;
}
cphy->elmer_gpo = val;
cphy->act_count = act_count;
cphy->count++;
return (cphy_cause_link_change);
}
/* ARGSUSED */
static int my3126_set_loopback(struct cphy *cphy, int on)
{
return (0);
}
/* To check the activity LED */
static int my3126_get_link_status(struct cphy *cphy,
int *link_ok, int *speed, int *duplex, int *fc)
{
u32 val;
u16 val16;
adapter_t *adapter;
/* T1 Elmer does not support link/act LED. */
if (!is_T2(cphy->adapter))
return (0);
adapter = cphy->adapter;
(void) mdio_read(cphy, 0x1, 0x1, &val);
val16 = (u16) val;
val = cphy->elmer_gpo;
*link_ok = (val16 & BMSR_LSTATUS);
if (*link_ok) {
/* Light the LED. */
val &= ~(1 << 8);
} else {
/* Turn off the LED. */
val |= (1 << 8);
}
(void) t1_tpi_write(adapter, A_ELMER0_GPO, val);
cphy->elmer_gpo = val;
*speed = SPEED_10000;
*duplex = DUPLEX_FULL;
/* need to add flow control */
if (fc)
*fc = PAUSE_RX | PAUSE_TX;
return (0);
}
static void my3126_destroy(struct cphy *cphy)
{
t1_os_free(cphy, sizeof (*cphy));
}
#ifdef C99_NOT_SUPPORTED
static struct cphy_ops my3126_ops = {
my3126_destroy,
my3126_reset,
my3126_interrupt_enable,
my3126_interrupt_disable,
my3126_interrupt_clear,
my3126_interrupt_handler,
NULL,
NULL,
NULL,
NULL,
my3126_set_loopback,
NULL,
my3126_get_link_status,
};
#else
static struct cphy_ops my3126_ops = {
.destroy = my3126_destroy,
.reset = my3126_reset,
.interrupt_enable = my3126_interrupt_enable,
.interrupt_disable = my3126_interrupt_disable,
.interrupt_clear = my3126_interrupt_clear,
.interrupt_handler = my3126_interrupt_handler,
.get_link_status = my3126_get_link_status,
.set_loopback = my3126_set_loopback,
};
#endif
static void
my3126_cyclic_cb(void *ptr)
{
(void) my3126_interrupt_handler(ptr);
}
static struct cphy *my3126_phy_create(adapter_t *adapter, int phy_addr,
struct mdio_ops *mdio_ops)
{
struct cphy *cphy = t1_os_malloc_wait_zero(sizeof (*cphy));
if (cphy)
cphy_init(cphy, adapter, phy_addr, &my3126_ops, mdio_ops);
if (is_T2(adapter)) {
ch_init_cyclic(adapter, &cphy->phy_update_cyclic,
my3126_cyclic_cb, cphy);
cphy->bmsr = 0;
}
return (cphy);
}
/* Chip Reset */
static int my3126_phy_reset(adapter_t *adapter)
{
u32 val;
(void) t1_tpi_read(adapter, A_ELMER0_GPO, &val);
val &= ~4;
(void) t1_tpi_write(adapter, A_ELMER0_GPO, val);
DELAY_MS(100);
(void) t1_tpi_write(adapter, A_ELMER0_GPO, val | 4);
DELAY_MS(1000);
/* Now lets enable the Laser. Delay 100us */
(void) t1_tpi_read(adapter, A_ELMER0_GPO, &val);
val |= 0x8000;
(void) t1_tpi_write(adapter, A_ELMER0_GPO, val);
DELAY_US(100);
return (0);
}
struct gphy t1_my3126_ops = {
my3126_phy_create,
my3126_phy_reset
};
|
