blob: 44f7ad438835a2ee9867ef7f2dcc6aab1262eba1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License (the "License").
* You may not use this file except in compliance with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright 2008 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
*/
#ifndef _SYS_HXGE_HXGE_TXDMA_HW_H
#define _SYS_HXGE_HXGE_TXDMA_HW_H
#pragma ident "%Z%%M% %I% %E% SMI"
#ifdef __cplusplus
extern "C" {
#endif
#include <hxge_defs.h>
#include <hxge_tdc_hw.h>
/*
* Transmit Packet Descriptor Structure
* See Hydra PRM (Chapter 8, Section 8.1.1)
*/
typedef union _tx_desc_t {
uint64_t value;
struct {
#if defined(_BIG_ENDIAN)
uint32_t sop:1;
uint32_t mark:1;
uint32_t num_ptr:4;
uint32_t rsvd:1;
uint32_t tr_len:13;
uint32_t sad:12;
uint32_t sad_l:32;
#else
uint32_t sad_l:32;
uint32_t sad:12;
uint32_t tr_len:13;
uint32_t rsvd:1;
uint32_t num_ptr:4;
uint32_t mark:1;
uint32_t sop:1;
#endif
} bits;
} tx_desc_t, *p_tx_desc_t;
/*
* TDC Ring Configuration
*/
#define TDC_TDR_CFG_STADDR_SHIFT 6 /* bits 18:6 */
#define TDC_TDR_CFG_STADDR_MASK 0x000000000007FFC0ULL
#define TDC_TDR_CFG_ADDR_MASK 0x00000FFFFFFFFFC0ULL
#define TDC_TDR_CFG_STADDR_BASE_SHIFT 19 /* bits 43:19 */
#define TDC_TDR_CFG_STADDR_BASE_MASK 0x00000FFFFFF80000ULL
#define TDC_TDR_CFG_LEN_SHIFT 53 /* bits 63:53 */
#define TDC_TDR_CFG_LEN_MASK 0xFFE0000000000000ULL
#define TDC_TDR_RST_SHIFT 46
#define TDC_TDR_RST_MASK 0x0000400000000000ULL
/*
* Transmit Event Mask
*/
#define TDC_INT_MASK_MK_MASK 0x0000000000008000ULL
/*
* Trasnmit Mailbox High
*/
#define TDC_MBH_SHIFT 0 /* bit 11:0 */
#define TDC_MBH_ADDR_SHIFT 32 /* bit 43:32 */
#define TDC_MBH_MASK 0x0000000000000FFFULL
/*
* Trasnmit Mailbox Low
*/
#define TDC_MBL_SHIFT 6 /* bit 31:6 */
#define TDC_MBL_MASK 0x00000000FFFFFFC0ULL
#define TXDMA_MAILBOX_BYTE_LENGTH 64
#define TXDMA_MAILBOX_UNUSED 24
typedef struct _txdma_mailbox_t {
tdc_stat_t tx_cs; /* 8 bytes */
tdc_tdr_pre_head_t tx_dma_pre_st; /* 8 bytes */
tdc_tdr_head_t tx_ring_hdl; /* 8 bytes */
tdc_tdr_kick_t tx_ring_kick; /* 8 bytes */
uint32_t tx_rng_err_logh; /* 4 bytes */
uint32_t tx_rng_err_logl; /* 4 bytes */
uint8_t resv[TXDMA_MAILBOX_UNUSED];
} txdma_mailbox_t, *p_txdma_mailbox_t;
/*
* Internal Transmit Packet Format (16 bytes)
*/
#define TX_PKT_HEADER_SIZE 16
#define TX_MAX_GATHER_POINTERS 15
#define TX_GATHER_POINTERS_THRESHOLD 8
/*
* There is bugs in the hardware
* and max sfter len is changed from 4096 to 4076.
*
* Jumbo from 9500 to 9216
*/
#define TX_MAX_TRANSFER_LENGTH 4076
#define TX_JUMBO_MTU 9216
#define TX_PKT_HEADER_PAD_SHIFT 0 /* bit 2:0 */
#define TX_PKT_HEADER_PAD_MASK 0x0000000000000007ULL
#define TX_PKT_HEADER_TOT_XFER_LEN_SHIFT 16 /* bit 16:29 */
#define TX_PKT_HEADER_TOT_XFER_LEN_MASK 0x000000000000FFF8ULL
#define TX_PKT_HEADER_L4STUFF_SHIFT 32 /* bit 37:32 */
#define TX_PKT_HEADER_L4STUFF_MASK 0x0000003F00000000ULL
#define TX_PKT_HEADER_L4START_SHIFT 40 /* bit 45:40 */
#define TX_PKT_HEADER_L4START_MASK 0x00003F0000000000ULL
#define TX_PKT_HEADER_L3START_SHIFT 48 /* bit 45:40 */
#define TX_PKT_HEADER_IHL_SHIFT 52 /* bit 52 */
#define TX_PKT_HEADER_VLAN__SHIFT 56 /* bit 56 */
#define TX_PKT_HEADER_TCP_UDP_CRC32C_SHIFT 57 /* bit 57 */
#define TX_PKT_HEADER_LLC_SHIFT 57 /* bit 57 */
#define TX_PKT_HEADER_TCP_UDP_CRC32C_SET 0x0200000000000000ULL
#define TX_PKT_HEADER_TCP_UDP_CRC32C_MASK 0x0200000000000000ULL
#define TX_PKT_HEADER_L4_PROTO_OP_SHIFT 2 /* bit 59:58 */
#define TX_PKT_HEADER_L4_PROTO_OP_MASK 0x0C00000000000000ULL
#define TX_PKT_HEADER_V4_HDR_CS_SHIFT 60 /* bit 60 */
#define TX_PKT_HEADER_V4_HDR_CS_SET 0x1000000000000000ULL
#define TX_PKT_HEADER_V4_HDR_CS_MASK 0x1000000000000000ULL
#define TX_PKT_HEADER_IP_VER_SHIFT 61 /* bit 61 */
#define TX_PKT_HEADER_IP_VER_MASK 0x2000000000000000ULL
#define TX_PKT_HEADER_PKT_TYPE_SHIFT 62 /* bit 62 */
#define TX_PKT_HEADER_PKT_TYPE_MASK 0x4000000000000000ULL
/* L4 Prototol Operations */
#define TX_PKT_L4_PROTO_OP_NOP 0x00
#define TX_PKT_L4_PROTO_OP_FULL_L4_CSUM 0x01
#define TX_PKT_L4_PROTO_OP_L4_PAYLOAD_CSUM 0x02
#define TX_PKT_L4_PROTO_OP_SCTP_CRC32 0x04
/* Transmit Packet Types */
#define TX_PKT_PKT_TYPE_NOP 0x00
#define TX_PKT_PKT_TYPE_TCP 0x01
#define TX_PKT_PKT_TYPE_UDP 0x02
#define TX_PKT_PKT_TYPE_SCTP 0x03
typedef union _tx_pkt_header_t {
uint64_t value;
struct {
#if defined(_BIG_ENDIAN)
uint32_t cksum_en_pkt_type:2;
uint32_t ip_ver:1;
uint32_t rsrvd:4;
uint32_t vlan:1;
uint32_t ihl:4;
uint32_t l3start:4;
uint32_t rsvrvd1:2;
uint32_t l4start:6;
uint32_t rsvrvd2:2;
uint32_t l4stuff:6;
uint32_t rsvrvd3:2;
uint32_t tot_xfer_len:14;
uint32_t rsrrvd4:13;
uint32_t pad:3;
#else
uint32_t pad:3;
uint32_t rsrrvd4:13;
uint32_t tot_xfer_len:14;
uint32_t rsvrvd3:2;
uint32_t l4stuff:6;
uint32_t rsvrvd2:2;
uint32_t l4start:6;
uint32_t rsvrvd1:2;
uint32_t l3start:4;
uint32_t ihl:4;
uint32_t vlan:1;
uint32_t rsrvd:4;
uint32_t ip_ver:1;
uint32_t cksum_en_pkt_type:2;
#endif
} bits;
} tx_pkt_header_t, *p_tx_pkt_header_t;
typedef struct _tx_pkt_hdr_all_t {
tx_pkt_header_t pkthdr;
uint64_t reserved;
} tx_pkt_hdr_all_t, *p_tx_pkt_hdr_all_t;
#ifdef __cplusplus
}
#endif
#endif /* _SYS_HXGE_HXGE_TXDMA_HW_H */
|
