blob: ad4ee7155addeefef2416419f41b329c2b0d515c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
|
/*
* This file and its contents are supplied under the terms of the
* Common Development and Distribution License ("CDDL"), version 1.0.
* You may only use this file in accordance with the terms of version
* 1.0 of the CDDL.
*
* A full copy of the text of the CDDL should have accompanied this
* source. A copy of the CDDL is also available via the Internet at
* http://www.illumos.org/license/CDDL.
*/
/* This file is dual-licensed; see usr/src/contrib/bhyve/LICENSE */
/*
* Copyright 2017 Joyent, Inc.
* Copyright 2020 Oxide Computer Company
*/
#include <sys/types.h>
#include <sys/cpuvar.h>
#include "amd/svm.h"
svm_regctx
sctx_rbx SCTX_RBX
sctx_rcx SCTX_RCX
sctx_rbp SCTX_RBP
sctx_rdx SCTX_RDX
sctx_rdi SCTX_RDI
sctx_rsi SCTX_RSI
sctx_r8 SCTX_R8
sctx_r9 SCTX_R9
sctx_r10 SCTX_R10
sctx_r11 SCTX_R11
sctx_r12 SCTX_R12
sctx_r13 SCTX_R13
sctx_r14 SCTX_R14
sctx_r15 SCTX_R15
/* Need access to GDT to restore TSS */
cpu
cpu_m.mcpu_gdt CPU_GDT
user_desc USER_DESC_SZ
system_desc
ssd_type SSD_TYPE
\#define GDT_KTSS_OFF _MUL(USER_DESC_SZ, GDT_KTSS)
/* Necessary for TSS-related data */
\#include <sys/segments.h>
/* Pull in definition for MSR_GSBASE */
\#include <machine/specialreg.h>
|
