blob: af7ba637d8d88a076717e4f4eb721af337d1c8cd (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License (the "License").
* You may not use this file except in compliance with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright 2008 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
* Copyright 2022 Oxide Computer Company
*/
/*
* Determine the PCI configuration mechanism recommended by the BIOS.
*/
#include <sys/types.h>
#include <sys/sunddi.h>
#include <sys/pci_impl.h>
#include <sys/ddi_subrdefs.h>
#include <sys/bootconf.h>
#include <sys/psw.h>
#include <sys/modctl.h>
#include <sys/errno.h>
#include <sys/pci.h>
#include <sys/pci_cfgspace.h>
#include <sys/reboot.h>
#include <sys/pci_cfgspace_impl.h>
#include <sys/mutex.h>
#include <sys/plat/pci_prd.h>
extern int pci_boot_debug;
extern int pci_boot_maxbus;
/*
* Interface routines
*/
void pci_enumerate(int);
void pci_setup_tree(void);
void pci_reprogram(void);
dev_info_t *pci_boot_bus_to_dip(uint32_t);
static struct modlmisc modlmisc = {
&mod_miscops, "PCI BIOS interface"
};
static struct modlinkage modlinkage = {
MODREV_1, (void *)&modlmisc, NULL
};
static pci_prd_upcalls_t pci_upcalls = {
.pru_bus2dip_f = pci_boot_bus_to_dip
};
int
_init(void)
{
int err;
if ((err = pci_prd_init(&pci_upcalls)) != 0) {
return (err);
}
if ((err = mod_install(&modlinkage)) != 0) {
pci_prd_fini();
return (err);
}
impl_bus_add_probe(pci_enumerate);
return (0);
}
int
_fini(void)
{
int err;
if ((err = mod_remove(&modlinkage)) != 0)
return (err);
impl_bus_delete_probe(pci_enumerate);
pci_prd_fini();
return (0);
}
int
_info(struct modinfo *modinfop)
{
return (mod_info(&modlinkage, modinfop));
}
/*
* This function is invoked twice: first time, with reprogram=0 to
* set up the PCI portion of the device tree. The second time is
* for reprogramming devices not set up by the BIOS.
*/
void
pci_enumerate(int reprogram)
{
extern void add_pci_fixes(void);
extern void undo_pci_fixes(void);
/*
* On our first pass through here actually determine what the maximum
* bus that we should use is.
*/
if (reprogram == 0) {
pci_boot_maxbus = pci_prd_max_bus();
}
add_pci_fixes();
if (reprogram) {
pci_reprogram();
undo_pci_fixes();
return;
}
/* setup device tree */
pci_setup_tree();
undo_pci_fixes();
}
|
