1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License (the "License").
* You may not use this file except in compliance with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright (c) 1992, 2010, Oracle and/or its affiliates. All rights reserved.
*/
/* Copyright (c) 1990, 1991 UNIX System Laboratories, Inc. */
/* Copyright (c) 1984, 1986, 1987, 1988, 1989, 1990 AT&T */
/* All Rights Reserved */
#ifndef _SYS_FP_H
#define _SYS_FP_H
#ifdef __cplusplus
extern "C" {
#endif
/*
* 80287/80387 and SSE/SSE2 floating point processor definitions
*/
/*
* values that go into fp_kind
*/
#define FP_NO 0 /* no fp chip, no emulator (no fp support) */
#define FP_SW 1 /* no fp chip, using software emulator */
#define FP_HW 2 /* chip present bit */
#define FP_287 2 /* 80287 chip present */
#define FP_387 3 /* 80387 chip present */
#define FP_487 6 /* 80487 chip present */
#define FP_486 6 /* 80486 chip present */
/*
* The following values are bit flags instead of actual values.
* E.g. to know if we are using SSE, test (value & __FP_SSE) instead
* of (value == __FP_SSE).
*/
#define __FP_SSE 0x100 /* .. plus SSE-capable CPU */
#define __FP_AVX 0x200 /* .. plus AVX-capable CPU */
/*
* values that go into fp_save_mech
*/
#define FP_FNSAVE 1 /* fnsave/frstor instructions */
#define FP_FXSAVE 2 /* fxsave/fxrstor instructions */
#define FP_XSAVE 3 /* xsave/xrstor instructions */
/*
* masks for 80387 control word
*/
#define FPIM 0x00000001 /* invalid operation */
#define FPDM 0x00000002 /* denormalized operand */
#define FPZM 0x00000004 /* zero divide */
#define FPOM 0x00000008 /* overflow */
#define FPUM 0x00000010 /* underflow */
#define FPPM 0x00000020 /* precision */
#define FPPC 0x00000300 /* precision control */
#define FPRC 0x00000C00 /* rounding control */
#define FPIC 0x00001000 /* infinity control */
#define WFPDE 0x00000080 /* data chain exception */
/*
* (Old symbol compatibility)
*/
#define FPINV FPIM
#define FPDNO FPDM
#define FPZDIV FPZM
#define FPOVR FPOM
#define FPUNR FPUM
#define FPPRE FPPM
/*
* precision, rounding, and infinity options in control word
*/
#define FPSIG24 0x00000000 /* 24-bit significand precision (short) */
#define FPSIG53 0x00000200 /* 53-bit significand precision (long) */
#define FPSIG64 0x00000300 /* 64-bit significand precision (temp) */
#define FPRTN 0x00000000 /* round to nearest or even */
#define FPRD 0x00000400 /* round down */
#define FPRU 0x00000800 /* round up */
#define FPCHOP 0x00000C00 /* chop (truncate toward zero) */
#define FPP 0x00000000 /* projective infinity */
#define FPA 0x00001000 /* affine infinity */
#define WFPB17 0x00020000 /* bit 17 */
#define WFPB24 0x00040000 /* bit 24 */
/*
* masks for 80387 status word
*/
#define FPS_IE 0x00000001 /* invalid operation */
#define FPS_DE 0x00000002 /* denormalized operand */
#define FPS_ZE 0x00000004 /* zero divide */
#define FPS_OE 0x00000008 /* overflow */
#define FPS_UE 0x00000010 /* underflow */
#define FPS_PE 0x00000020 /* precision */
#define FPS_SF 0x00000040 /* stack fault */
#define FPS_ES 0x00000080 /* error summary bit */
#define FPS_C0 0x00000100 /* C0 bit */
#define FPS_C1 0x00000200 /* C1 bit */
#define FPS_C2 0x00000400 /* C2 bit */
#define FPS_TOP 0x00003800 /* top of stack pointer */
#define FPS_C3 0x00004000 /* C3 bit */
#define FPS_B 0x00008000 /* busy bit */
/*
* Exception flags manually cleared during x87 exception handling.
*/
#define FPS_SW_EFLAGS \
(FPS_IE|FPS_DE|FPS_ZE|FPS_OE|FPS_UE|FPS_PE|FPS_SF|FPS_ES|FPS_B)
/*
* Initial value of FPU control word as per 4th ed. ABI document
* - affine infinity
* - round to nearest or even
* - 64-bit double precision
* - all exceptions masked
*/
#define FPU_CW_INIT 0x133f
/*
* masks and flags for SSE/SSE2 MXCSR
*/
#define SSE_IE 0x00000001 /* invalid operation */
#define SSE_DE 0x00000002 /* denormalized operand */
#define SSE_ZE 0x00000004 /* zero divide */
#define SSE_OE 0x00000008 /* overflow */
#define SSE_UE 0x00000010 /* underflow */
#define SSE_PE 0x00000020 /* precision */
#define SSE_DAZ 0x00000040 /* denormals are zero */
#define SSE_IM 0x00000080 /* invalid op exception mask */
#define SSE_DM 0x00000100 /* denormalize exception mask */
#define SSE_ZM 0x00000200 /* zero-divide exception mask */
#define SSE_OM 0x00000400 /* overflow exception mask */
#define SSE_UM 0x00000800 /* underflow exception mask */
#define SSE_PM 0x00001000 /* precision exception mask */
#define SSE_RC 0x00006000 /* rounding control */
#define SSE_RD 0x00002000 /* rounding control: round down */
#define SSE_RU 0x00004000 /* rounding control: round up */
#define SSE_FZ 0x00008000 /* flush to zero for masked underflow */
#define SSE_MXCSR_EFLAGS \
(SSE_IE|SSE_DE|SSE_ZE|SSE_OE|SSE_UE|SSE_PE) /* 0x3f */
#define SSE_MXCSR_INIT \
(SSE_IM|SSE_DM|SSE_ZM|SSE_OM|SSE_UM|SSE_PM) /* 0x1f80 */
#define SSE_MXCSR_MASK_DEFAULT \
(0xffff & ~SSE_DAZ) /* 0xffbf */
#define SSE_FMT_MXCSR \
"\20\20fz\17ru\16rd\15pm\14um\13om\12zm\11dm" \
"\10im\7daz\6pe\5ue\4oe\3ze\2de\1ie"
extern int fp_kind; /* kind of fp support */
extern int fp_save_mech; /* fp save/restore mechanism */
extern int fpu_exists; /* FPU hw exists */
#ifdef _KERNEL
extern int fpu_ignored;
extern int fpu_pentium_fdivbug;
extern uint32_t sse_mxcsr_mask;
extern void fpu_probe(void);
extern uint_t fpu_initial_probe(void);
extern int fpu_probe_pentium_fdivbug(void);
extern void fpnsave_ctxt(void *);
extern void fpxsave_ctxt(void *);
extern void xsave_ctxt(void *);
extern void (*fpsave_ctxt)(void *);
struct fnsave_state;
struct fxsave_state;
struct xsave_state;
extern void fxsave_insn(struct fxsave_state *);
extern void fpsave(struct fnsave_state *);
extern void fprestore(struct fnsave_state *);
extern void fpxsave(struct fxsave_state *);
extern void fpxrestore(struct fxsave_state *);
extern void xsave(struct xsave_state *, uint64_t);
extern void xrestore(struct xsave_state *, uint64_t);
extern void fpenable(void);
extern void fpdisable(void);
extern void fpinit(void);
extern uint32_t fperr_reset(void);
extern uint32_t fpxerr_reset(void);
extern uint32_t fpgetcwsw(void);
extern uint32_t fpgetmxcsr(void);
struct regs;
extern int fpnoextflt(struct regs *);
extern int fpextovrflt(struct regs *);
extern int fpexterrflt(struct regs *);
extern int fpsimderrflt(struct regs *);
extern void fpsetcw(uint16_t, uint32_t);
#endif /* _KERNEL */
#ifdef __cplusplus
}
#endif
#endif /* _SYS_FP_H */
|
