summaryrefslogtreecommitdiff
path: root/usr/src/uts/intel/asm/htable.h
diff options
context:
space:
mode:
authorstevel@tonic-gate <none@none>2005-06-14 00:00:00 -0700
committerstevel@tonic-gate <none@none>2005-06-14 00:00:00 -0700
commit7c478bd95313f5f23a4c958a745db2134aa03244 (patch)
treec871e58545497667cbb4b0a4f2daf204743e1fe7 /usr/src/uts/intel/asm/htable.h
downloadillumos-joyent-7c478bd95313f5f23a4c958a745db2134aa03244.tar.gz
OpenSolaris Launch
Diffstat (limited to 'usr/src/uts/intel/asm/htable.h')
-rw-r--r--usr/src/uts/intel/asm/htable.h99
1 files changed, 99 insertions, 0 deletions
diff --git a/usr/src/uts/intel/asm/htable.h b/usr/src/uts/intel/asm/htable.h
new file mode 100644
index 0000000000..ced20e4c1b
--- /dev/null
+++ b/usr/src/uts/intel/asm/htable.h
@@ -0,0 +1,99 @@
+/*
+ * CDDL HEADER START
+ *
+ * The contents of this file are subject to the terms of the
+ * Common Development and Distribution License, Version 1.0 only
+ * (the "License"). You may not use this file except in compliance
+ * with the License.
+ *
+ * You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
+ * or http://www.opensolaris.org/os/licensing.
+ * See the License for the specific language governing permissions
+ * and limitations under the License.
+ *
+ * When distributing Covered Code, include this CDDL HEADER in each
+ * file and include the License file at usr/src/OPENSOLARIS.LICENSE.
+ * If applicable, add the following below this CDDL HEADER, with the
+ * fields enclosed by brackets "[]" replaced with your own identifying
+ * information: Portions Copyright [yyyy] [name of copyright owner]
+ *
+ * CDDL HEADER END
+ */
+/*
+ * Copyright 2004 Sun Microsystems, Inc. All rights reserved.
+ * Use is subject to license terms.
+ */
+
+#ifndef _ASM_HTABLE_H
+#define _ASM_HTABLE_H
+
+#pragma ident "%Z%%M% %I% %E% SMI"
+
+#include <sys/types.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#if !defined(__lint) && defined(__GNUC__)
+
+#if defined(__i386) || defined(__amd64)
+
+/*
+ * This set of atomic operations are designed primarily
+ * for some ia32 hat layer operations.
+ */
+
+extern __inline__ void atomic_orb(uint8_t *addr, uint8_t value)
+{
+ __asm__ __volatile__(
+ "lock; orb %%dl,%0"
+ : "=m" (*addr)
+ : "d" (value), "m" (*addr)
+ : "cc");
+}
+
+extern __inline__ void atomic_andb(uint8_t *addr, uint8_t value)
+{
+ __asm__ __volatile__(
+ "lock; andb %%dl,%0"
+ : "=m" (*addr)
+ : "d" (value), "m" (*addr)
+ : "cc");
+}
+
+extern __inline__ void atomic_inc16(uint16_t *addr)
+{
+ __asm__ __volatile__(
+ "lock; incw %0"
+ : "=m" (*addr)
+ : "m" (*addr)
+ : "cc");
+}
+
+extern __inline__ void atomic_dec16(uint16_t *addr)
+{
+ __asm__ __volatile__(
+ "lock; decw %0"
+ : "=m" (*addr)
+ : "m" (*addr)
+ : "cc");
+}
+
+extern __inline__ void mmu_tlbflush_entry(caddr_t addr)
+{
+ __asm__ __volatile__(
+ "invlpg %0"
+ : "=m" (*addr)
+ : "m" (*addr));
+}
+
+#endif /* __i386 || __amd64 */
+
+#endif /* !__lint && __GNUC__ */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _ASM_HTABLE_H */