summaryrefslogtreecommitdiff
path: root/usr/src/uts/common/io/rum/rum_reg.h
blob: 94dcf11f0002687b5d9a22486768efef4e91c681 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
/*
 * Copyright 2008 Sun Microsystems, Inc.  All rights reserved.
 * Use is subject to license terms.
 */

/*
 * Copyright (c) 2005, 2006 Damien Bergamini <damien.bergamini@free.fr>
 * Copyright (c) 2006 Niall O'Higgins <niallo@openbsd.org>
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */
#ifndef _RUM_REG_H
#define	_RUM_REG_H

#ifdef __cplusplus
extern "C" {
#endif

#define	RT2573_NOISE_FLOOR	-95

#define	RT2573_TX_DESC_SIZE	(sizeof (struct rum_tx_desc))
#define	RT2573_RX_DESC_SIZE	(sizeof (struct rum_rx_desc))

#define	RT2573_CONFIG_NO	1
#define	RT2573_IFACE_INDEX	0

#define	RT2573_MCU_CNTL		0x01
#define	RT2573_WRITE_MAC	0x02
#define	RT2573_READ_MAC		0x03
#define	RT2573_WRITE_MULTI_MAC	0x06
#define	RT2573_READ_MULTI_MAC	0x07
#define	RT2573_READ_EEPROM	0x09
#define	RT2573_WRITE_LED	0x0a

/*
 * Control and status registers.
 */
#define	RT2573_AIFSN_CSR	0x0400
#define	RT2573_CWMIN_CSR	0x0404
#define	RT2573_CWMAX_CSR	0x0408
#define	RT2573_MCU_CODE_BASE	0x0800
#define	RT2573_HW_BEACON_BASE0	0x2400
#define	RT2573_MAC_CSR0		0x3000
#define	RT2573_MAC_CSR1		0x3004
#define	RT2573_MAC_CSR2		0x3008
#define	RT2573_MAC_CSR3		0x300c
#define	RT2573_MAC_CSR4		0x3010
#define	RT2573_MAC_CSR5		0x3014
#define	RT2573_MAC_CSR6		0x3018
#define	RT2573_MAC_CSR7		0x301c
#define	RT2573_MAC_CSR8		0x3020
#define	RT2573_MAC_CSR9		0x3024
#define	RT2573_MAC_CSR10	0x3028
#define	RT2573_MAC_CSR11	0x302c
#define	RT2573_MAC_CSR12	0x3030
#define	RT2573_MAC_CSR13	0x3034
#define	RT2573_MAC_CSR14	0x3038
#define	RT2573_MAC_CSR15	0x303c
#define	RT2573_TXRX_CSR0	0x3040
#define	RT2573_TXRX_CSR1	0x3044
#define	RT2573_TXRX_CSR2	0x3048
#define	RT2573_TXRX_CSR3	0x304c
#define	RT2573_TXRX_CSR4	0x3050
#define	RT2573_TXRX_CSR5	0x3054
#define	RT2573_TXRX_CSR6	0x3058
#define	RT2573_TXRX_CSR7	0x305c
#define	RT2573_TXRX_CSR8	0x3060
#define	RT2573_TXRX_CSR9	0x3064
#define	RT2573_TXRX_CSR10	0x3068
#define	RT2573_TXRX_CSR11	0x306c
#define	RT2573_TXRX_CSR12	0x3070
#define	RT2573_TXRX_CSR13	0x3074
#define	RT2573_TXRX_CSR14	0x3078
#define	RT2573_TXRX_CSR15	0x307c
#define	RT2573_PHY_CSR0		0x3080
#define	RT2573_PHY_CSR1		0x3084
#define	RT2573_PHY_CSR2		0x3088
#define	RT2573_PHY_CSR3		0x308c
#define	RT2573_PHY_CSR4		0x3090
#define	RT2573_PHY_CSR5		0x3094
#define	RT2573_PHY_CSR6		0x3098
#define	RT2573_PHY_CSR7		0x309c
#define	RT2573_SEC_CSR0		0x30a0
#define	RT2573_SEC_CSR1		0x30a4
#define	RT2573_SEC_CSR2		0x30a8
#define	RT2573_SEC_CSR3		0x30ac
#define	RT2573_SEC_CSR4		0x30b0
#define	RT2573_SEC_CSR5		0x30b4
#define	RT2573_STA_CSR0		0x30c0
#define	RT2573_STA_CSR1		0x30c4
#define	RT2573_STA_CSR2		0x30c8
#define	RT2573_STA_CSR3		0x30cc
#define	RT2573_STA_CSR4		0x30d0
#define	RT2573_STA_CSR5		0x30d4


/* possible flags for register RT2573_MAC_CSR1 */
#define	RT2573_RESET_ASIC	(1 << 0)
#define	RT2573_RESET_BBP	(1 << 1)
#define	RT2573_HOST_READY	(1 << 2)

/* possible flags for register MAC_CSR5 */
#define	RT2573_ONE_BSSID	3

/* possible flags for register TXRX_CSR0 */
/* Tx filter flags are in the low 16 bits */
#define	RT2573_AUTO_TX_SEQ		(1 << 15)
/* Rx filter flags are in the high 16 bits */
#define	RT2573_DISABLE_RX		(1 << 16)
#define	RT2573_DROP_CRC_ERROR		(1 << 17)
#define	RT2573_DROP_PHY_ERROR		(1 << 18)
#define	RT2573_DROP_CTL			(1 << 19)
#define	RT2573_DROP_NOT_TO_ME		(1 << 20)
#define	RT2573_DROP_TODS		(1 << 21)
#define	RT2573_DROP_VER_ERROR		(1 << 22)
#define	RT2573_DROP_MULTICAST		(1 << 23)
#define	RT2573_DROP_BROADCAST		(1 << 24)
#define	RT2573_DROP_ACKCTS		(1 << 25)

/* possible flags for register TXRX_CSR4 */
#define	RT2573_SHORT_PREAMBLE	(1 << 18)
#define	RT2573_MRR_ENABLED	(1 << 19)
#define	RT2573_MRR_CCK_FALLBACK	(1 << 22)

/* possible flags for register TXRX_CSR9 */
#define	RT2573_TSF_TICKING	(1 << 16)
#define	RT2573_TSF_MODE(x)	(((x) & 0x3) << 17)
/* TBTT stands for Target Beacon Transmission Time */
#define	RT2573_ENABLE_TBTT	(1 << 19)
#define	RT2573_GENERATE_BEACON	(1 << 20)

/* possible flags for register PHY_CSR0 */
#define	RT2573_PA_PE_2GHZ	(1 << 16)
#define	RT2573_PA_PE_5GHZ	(1 << 17)

/* possible flags for register PHY_CSR3 */
#define	RT2573_BBP_READ	(1 << 15)
#define	RT2573_BBP_BUSY	(1 << 16)
/* possible flags for register PHY_CSR4 */
#define	RT2573_RF_20BIT	(20 << 24)
#define	RT2573_RF_BUSY	((uint32_t)1 << 31)

/* LED values */
#define	RT2573_LED_RADIO	(1 << 8)
#define	RT2573_LED_G		(1 << 9)
#define	RT2573_LED_A		(1 << 10)
#define	RT2573_LED_ON		0x1e1e
#define	RT2573_LED_OFF		0x0

#define	RT2573_MCU_RUN	(1 << 3)

#define	RT2573_SMART_MODE	(1 << 0)

#define	RT2573_BBPR94_DEFAULT	6

#define	RT2573_BBP_WRITE	(1 << 15)

/* dual-band RF */
#define	RT2573_RF_5226	1
#define	RT2573_RF_5225	3
/* single-band RF */
#define	RT2573_RF_2528	2
#define	RT2573_RF_2527	4

#define	RT2573_BBP_VERSION	0

#pragma pack(1)
struct rum_tx_desc {
	uint32_t	flags;
#define	RT2573_TX_BURST			(1 << 0)
#define	RT2573_TX_VALID			(1 << 1)
#define	RT2573_TX_MORE_FRAG		(1 << 2)
#define	RT2573_TX_NEED_ACK		(1 << 3)
#define	RT2573_TX_TIMESTAMP		(1 << 4)
#define	RT2573_TX_OFDM			(1 << 5)
#define	RT2573_TX_IFS_SIFS		(1 << 6)
#define	RT2573_TX_LONG_RETRY		(1 << 7)

	uint16_t	wme;
#define	RT2573_QID(v)		(v)
#define	RT2573_AIFSN(v)		((v) << 4)
#define	RT2573_LOGCWMIN(v)	((v) << 8)
#define	RT2573_LOGCWMAX(v)	((v) << 12)

	uint16_t	xflags;
#define	RT2573_TX_HWSEQ		(1 << 12)

	uint8_t		plcp_signal;
	uint8_t		plcp_service;
#define	RT2573_PLCP_LENGEXT	0x80

	uint8_t		plcp_length_lo;
	uint8_t		plcp_length_hi;

	uint32_t	iv;
	uint32_t	eiv;

	uint8_t		offset;
	uint8_t		qid;
	uint8_t		txpower;
#define	RT2573_DEFAULT_TXPOWER	0

	uint8_t		reserved;
};
#pragma pack()

#pragma pack(1)
struct rum_rx_desc {
	uint32_t	flags;
#define	RT2573_RX_BUSY		(1 << 0)
#define	RT2573_RX_DROP		(1 << 1)
#define	RT2573_RX_CRC_ERROR	(1 << 6)
#define	RT2573_RX_OFDM		(1 << 7)

	uint8_t		rate;
	uint8_t		rssi;
	uint8_t		reserved1;
	uint8_t		offset;
	uint32_t	iv;
	uint32_t	eiv;
	uint32_t	reserved2[2];
};
#pragma pack()

#define	RT2573_RF1	0
#define	RT2573_RF2	2
#define	RT2573_RF3	1
#define	RT2573_RF4	3

#define	RT2573_EEPROM_MACBBP		0x0000
#define	RT2573_EEPROM_ADDRESS		0x0004
#define	RT2573_EEPROM_ANTENNA		0x0020
#define	RT2573_EEPROM_CONFIG2		0x0022
#define	RT2573_EEPROM_BBP_BASE		0x0026
#define	RT2573_EEPROM_TXPOWER		0x0046
#define	RT2573_EEPROM_FREQ_OFFSET	0x005e
#define	RT2573_EEPROM_RSSI_2GHZ_OFFSET	0x009a
#define	RT2573_EEPROM_RSSI_5GHZ_OFFSET	0x009c

#ifdef __cplusplus
}
#endif

#endif /* _RUM_REG_H */