blob: b4adf1a16ead0341835c0822a2a4d42631d7d230 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License (the "License").
* You may not use this file except in compliance with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright 2009 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
*/
#ifndef _SYS_AUXV_SPARC_H
#define _SYS_AUXV_SPARC_H
#ifdef __cplusplus
extern "C" {
#endif
/*
* Flags used to describe various instruction set extensions available
* on different SPARC processors.
*
* [The first four are legacy descriptions.]
*/
#define AV_SPARC_MUL32 0x0001 /* 32x32-bit smul/umul is efficient */
#define AV_SPARC_DIV32 0x0002 /* 32x32-bit sdiv/udiv is efficient */
#define AV_SPARC_FSMULD 0x0004 /* fsmuld is efficient */
#define AV_SPARC_V8PLUS 0x0008 /* V9 instructions available to 32-bit apps */
#define AV_SPARC_POPC 0x0010 /* popc is efficient */
#define AV_SPARC_VIS 0x0020 /* VIS instruction set supported */
#define AV_SPARC_VIS2 0x0040 /* VIS2 instruction set supported */
#define AV_SPARC_ASI_BLK_INIT 0x0080 /* ASI_BLK_INIT_xxx ASI */
#define AV_SPARC_FMAF 0x0100 /* Fused Multiply-Add */
#define AV_SPARC_VIS3 0x0400 /* VIS3 instruction set extensions */
#define AV_SPARC_HPC 0x0800 /* High Performance Computing insns */
#define AV_SPARC_RANDOM 0x1000 /* random instruction */
#define AV_SPARC_TRANS 0x2000 /* transactions supported */
#define AV_SPARC_FJFMAU 0x4000 /* Fujitsu Unfused Multiply-Add */
#define AV_SPARC_IMA 0x8000 /* Integer Multiply-add */
#define AV_SPARC_ASI_CACHE_SPARING 0x10000
#define FMT_AV_SPARC \
"\20" \
"\21cspare" \
"\20ima\17fjfmau\16trans\15random\14hpc\13vis3\12-\11fmaf" \
"\10ASIBlkInit\7vis2\6vis\5popc\4v8plus\3fsmuld\2div32\1mul32"
/*
* compatibility defines: Obsolete
*/
#define AV_SPARC_HWMUL_32x32 AV_SPARC_MUL32
#define AV_SPARC_HWDIV_32x32 AV_SPARC_DIV32
#define AV_SPARC_HWFSMULD AV_SPARC_FSMULD
#ifdef __cplusplus
}
#endif
#endif /* !_SYS_AUXV_SPARC_H */
|
