blob: 2195cf51af17c459cda6f6c63d14bd07292fc4ac (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License, Version 1.0 only
* (the "License"). You may not use this file except in compliance
* with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright (c) 1992 Sun Microsystems, Inc. All Rights Reserved.
*/
#ifndef _SYS_MCDMA_H
#define _SYS_MCDMA_H
#pragma ident "%Z%%M% %I% %E% SMI"
#ifdef __cplusplus
extern "C" {
#endif
/*
* Defines for PS/2 DMA controllers.
*/
/*
* PS/2 DMA extended mode definitions
*
*/
#define PS2DMA_CTL 0x18 /* function register */
#define PS2DMA_DAT 0x1A /* execute function register */
#define PS2DMA_IOR 0x0 /* I/O address register */
#define PS2DMA_MAR 0x20 /* memory address register */
#define PS2DMA_RMA 0x30 /* read memory address register */
#define PS2DMA_TCR 0x40 /* transfer count register */
#define PS2DMA_RTC 0x50 /* read transfer count register */
#define PS2DMA_STR 0x60 /* read status register */
#define PS2DMA_WMR 0x70 /* write mode register */
#define PS2DMA_ARB 0x80 /* arbus register */
#define PS2DMA_SMK 0x90 /* set mask bit */
#define PS2DMA_CMK 0xA0 /* clear mask bit */
#define PS2DMA_M8 0x00 /* 8-bit mode */
#define PS2DMA_M16 0x40 /* 16-bit mode */
#define PS2DMA_MVF 0x00 /* mode for verify operation */
#define PS2DMA_MRD 0x0C /* mode for read operation */
#define PS2DMA_MWT 0x04 /* mode for write operation */
#define PS2DMA_MIO 0x01 /* use i/o address reg */
/* the following read & write are relative to memory, not the device */
#define PS2DMA_RD 0x44 /* 16-bit read mode */
#define PS2DMA_WR 0x4C /* 16-bit write mode */
#ifdef __cplusplus
}
#endif
#endif /* _SYS_MCDMA_H */
|
