blob: 6f0fbc919d031f0a07e85c45290d93349402c910 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License (the "License").
* You may not use this file except in compliance with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright 2006 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
*/
#ifndef _SYS_CPU_H
#define _SYS_CPU_H
#pragma ident "%Z%%M% %I% %E% SMI"
/*
* Include generic bustype cookies.
*/
#include <sys/bustypes.h>
#ifdef __cplusplus
extern "C" {
#endif
/*
* Global kernel variables of interest
*/
#if defined(_KERNEL) && !defined(_ASM)
extern int dvmasize; /* usable dvma size in pages */
/*
* Cache defines
*
* Each bit represents an attribute of the system's caches that
* the OS must handle. For example, VAC caches must have virtual
* alias detection, VTAG caches must be flushed on every demap, etc.
*/
#define CACHE_NONE 0 /* No caches of any type */
#define CACHE_VAC 0x01 /* Virtual addressed cache */
#define CACHE_VTAG 0x02 /* Virtual tagged cache */
#define CACHE_PAC 0x04 /* Physical addressed cache */
#define CACHE_PTAG 0x08 /* Physical tagged cache */
#define CACHE_WRITEBACK 0x10 /* Writeback cache */
#define CACHE_IOCOHERENT 0x20 /* I/O coherent cache */
extern int cache;
/* set this to zero if no vac */
extern int vac;
/*
* Use to insert cpu-dependent instructions into spin loops
*/
#pragma weak cpu_smt_pause
extern void cpu_smt_pause();
#define SMT_PAUSE() { if (&cpu_smt_pause) cpu_smt_pause(); }
#endif /* defined(_KERNEL) && !defined(_ASM) */
#ifdef __cplusplus
}
#endif
#endif /* _SYS_CPU_H */
|
