1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License, Version 1.0 only
* (the "License"). You may not use this file except in compliance
* with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright 2005 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
*/
#pragma ident "%Z%%M% %I% %E% SMI"
/* Read/write user memory procedures for Sparc9 FPU simulator. */
#include <sys/types.h>
#include <sys/param.h>
#include <sys/fpu/fpu_simulator.h>
#include <sys/fpu/globals.h>
#include <sys/systm.h>
#include <vm/seg.h>
#include <sys/privregs.h>
#include <sys/stack.h>
#include <sys/debug.h>
#include <sys/model.h>
/* read the user instruction */
enum ftt_type
_fp_read_inst(
const uint32_t *address, /* FPU instruction address. */
uint32_t *pvalue, /* Place for instruction value. */
fp_simd_type *pfpsd) /* Pointer to fpu simulator data. */
{
if (((uintptr_t)address & 0x3) != 0)
return (ftt_alignment); /* Must be word-aligned. */
if (get_udatamodel() == DATAMODEL_ILP32) {
/*
* If this is a 32-bit program, chop the address accordingly.
* The intermediate uintptr_t casts prevent warnings under a
* certain compiler, and the temporary 32 bit storage is
* intended to force proper code generation and break up what
* would otherwise be a quadruple cast.
*/
caddr32_t address32 = (caddr32_t)(uintptr_t)address;
address = (uint32_t *)(uintptr_t)address32;
}
if (fuword32(address, pvalue) == -1) {
pfpsd->fp_trapaddr = (caddr_t)address;
pfpsd->fp_traprw = S_READ;
return (ftt_fault);
}
return (ftt_none);
}
enum ftt_type
_fp_read_extword(
const uint64_t *address, /* FPU data address. */
uint64_t *pvalue, /* Place for extended word value. */
fp_simd_type *pfpsd) /* Pointer to fpu simulator data. */
{
if (((uintptr_t)address & 0x7) != 0)
return (ftt_alignment); /* Must be extword-aligned. */
if (get_udatamodel() == DATAMODEL_ILP32) {
/*
* If this is a 32-bit program, chop the address accordingly.
* The intermediate uintptr_t casts prevent warnings under a
* certain compiler, and the temporary 32 bit storage is
* intended to force proper code generation and break up what
* would otherwise be a quadruple cast.
*/
caddr32_t address32 = (caddr32_t)(uintptr_t)address;
address = (uint64_t *)(uintptr_t)address32;
}
if (fuword64(address, pvalue) == -1) {
pfpsd->fp_trapaddr = (caddr_t)address;
pfpsd->fp_traprw = S_READ;
return (ftt_fault);
}
return (ftt_none);
}
enum ftt_type
_fp_read_word(
const uint32_t *address, /* FPU data address. */
uint32_t *pvalue, /* Place for word value. */
fp_simd_type *pfpsd) /* Pointer to fpu simulator data. */
{
if (((uintptr_t)address & 0x3) != 0)
return (ftt_alignment); /* Must be word-aligned. */
if (get_udatamodel() == DATAMODEL_ILP32) {
/*
* If this is a 32-bit program, chop the address accordingly.
* The intermediate uintptr_t casts prevent warnings under a
* certain compiler, and the temporary 32 bit storage is
* intended to force proper code generation and break up what
* would otherwise be a quadruple cast.
*/
caddr32_t address32 = (caddr32_t)(uintptr_t)address;
address = (uint32_t *)(uintptr_t)address32;
}
if (fuword32(address, pvalue) == -1) {
pfpsd->fp_trapaddr = (caddr_t)address;
pfpsd->fp_traprw = S_READ;
return (ftt_fault);
}
return (ftt_none);
}
enum ftt_type
_fp_write_extword(
uint64_t *address, /* FPU data address. */
uint64_t value, /* Extended word value to write. */
fp_simd_type *pfpsd) /* Pointer to fpu simulator data. */
{
if (((uintptr_t)address & 0x7) != 0)
return (ftt_alignment); /* Must be extword-aligned. */
if (get_udatamodel() == DATAMODEL_ILP32) {
/*
* If this is a 32-bit program, chop the address accordingly.
* The intermediate uintptr_t casts prevent warnings under a
* certain compiler, and the temporary 32 bit storage is
* intended to force proper code generation and break up what
* would otherwise be a quadruple cast.
*/
caddr32_t address32 = (caddr32_t)(uintptr_t)address;
address = (uint64_t *)(uintptr_t)address32;
}
if (suword64(address, value) == -1) {
pfpsd->fp_trapaddr = (caddr_t)address;
pfpsd->fp_traprw = S_WRITE;
return (ftt_fault);
}
return (ftt_none);
}
enum ftt_type
_fp_write_word(
uint32_t *address, /* FPU data address. */
uint32_t value, /* Word value to write. */
fp_simd_type *pfpsd) /* Pointer to fpu simulator data. */
{
if (((uintptr_t)address & 0x3) != 0)
return (ftt_alignment); /* Must be word-aligned. */
if (get_udatamodel() == DATAMODEL_ILP32) {
/*
* If this is a 32-bit program, chop the address accordingly.
* The intermediate uintptr_t casts prevent warnings under a
* certain compiler, and the temporary 32 bit storage is
* intended to force proper code generation and break up what
* would otherwise be a quadruple cast.
*/
caddr32_t address32 = (caddr32_t)(uintptr_t)address;
address = (uint32_t *)(uintptr_t)address32;
}
if (suword32(address, value) == -1) {
pfpsd->fp_trapaddr = (caddr_t)address;
pfpsd->fp_traprw = S_WRITE;
return (ftt_fault);
}
return (ftt_none);
}
/*
* Reads integer unit's register n.
*/
enum ftt_type
read_iureg(
fp_simd_type *pfpsd, /* Pointer to fpu simulator data */
uint_t n, /* IU register n */
struct regs *pregs, /* Pointer to PCB image of registers. */
void *prw, /* Pointer to locals and ins. */
uint64_t *pvalue) /* Place for extended word value. */
{
enum ftt_type ftt;
if (n == 0) {
*pvalue = 0;
return (ftt_none); /* Read global register 0. */
} else if (n < 16) {
long long *preg;
preg = &pregs->r_ps; /* globals and outs */
*pvalue = preg[n];
return (ftt_none);
} else if (USERMODE(pregs->r_tstate)) { /* locals and ins */
if (lwp_getdatamodel(curthread->t_lwp) == DATAMODEL_ILP32) {
uint32_t res, *addr, *rw;
caddr32_t rw32;
/*
* If this is a 32-bit program, chop the address
* accordingly. The intermediate uintptr_t casts
* prevent warnings under a certain compiler, and the
* temporary 32 bit storage is intended to force proper
* code generation and break up what would otherwise be
* a quadruple cast.
*/
rw32 = (caddr32_t)(uintptr_t)prw;
rw = (uint32_t *)(uintptr_t)rw32;
addr = (uint32_t *)&rw[n - 16];
ftt = _fp_read_word(addr, &res, pfpsd);
*pvalue = (uint64_t)res;
} else {
uint64_t res, *addr, *rw = (uint64_t *)
((uintptr_t)prw + STACK_BIAS);
addr = (uint64_t *)&rw[n - 16];
ftt = _fp_read_extword(addr, &res, pfpsd);
*pvalue = res;
}
return (ftt);
} else {
ulong_t *addr, *rw = (ulong_t *)((uintptr_t)prw + STACK_BIAS);
ulong_t res;
addr = (ulong_t *)&rw[n - 16];
res = *addr;
*pvalue = res;
return (ftt_none);
}
}
/*
* Writes integer unit's register n.
*/
enum ftt_type
write_iureg(
fp_simd_type *pfpsd, /* Pointer to fpu simulator data. */
uint_t n, /* IU register n. */
struct regs *pregs, /* Pointer to PCB image of registers. */
void *prw, /* Pointer to locals and ins. */
uint64_t *pvalue) /* Extended word value to write. */
{
long long *preg;
enum ftt_type ftt;
if (n == 0) {
return (ftt_none); /* Read global register 0. */
} else if (n < 16) {
preg = &pregs->r_ps; /* globals and outs */
preg[n] = *pvalue;
return (ftt_none);
} else if (USERMODE(pregs->r_tstate)) { /* locals and ins */
if (lwp_getdatamodel(curthread->t_lwp) == DATAMODEL_ILP32) {
uint32_t res, *addr, *rw;
caddr32_t rw32;
/*
* If this is a 32-bit program, chop the address
* accordingly. The intermediate uintptr_t casts
* prevent warnings under a certain compiler, and the
* temporary 32 bit storage is intended to force proper
* code generation and break up what would otherwise be
* a quadruple cast.
*/
rw32 = (caddr32_t)(uintptr_t)prw;
rw = (uint32_t *)(uintptr_t)rw32;
addr = &rw[n - 16];
res = (uint_t)*pvalue;
ftt = _fp_write_word(addr, res, pfpsd);
} else {
uint64_t *addr, *rw = (uint64_t *)
((uintptr_t)prw + STACK_BIAS);
uint64_t res;
addr = &rw[n - 16];
res = *pvalue;
ftt = _fp_write_extword(addr, res, pfpsd);
}
return (ftt);
} else {
ulong_t *addr, *rw = (ulong_t *)((uintptr_t)prw + STACK_BIAS);
ulong_t res = *pvalue;
addr = &rw[n - 16];
*addr = res;
return (ftt_none);
}
}
|
