1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
|
/*
* CDDL HEADER START
*
* The contents of this file are subject to the terms of the
* Common Development and Distribution License (the "License").
* You may not use this file except in compliance with the License.
*
* You can obtain a copy of the license at usr/src/OPENSOLARIS.LICENSE
* or http://www.opensolaris.org/os/licensing.
* See the License for the specific language governing permissions
* and limitations under the License.
*
* When distributing Covered Code, include this CDDL HEADER in each
* file and include the License file at usr/src/OPENSOLARIS.LICENSE.
* If applicable, add the following below this CDDL HEADER, with the
* fields enclosed by brackets "[]" replaced with your own identifying
* information: Portions Copyright [yyyy] [name of copyright owner]
*
* CDDL HEADER END
*/
/*
* Copyright 2009 Sun Microsystems, Inc. All rights reserved.
* Use is subject to license terms.
*/
/*
* tod driver module for Mostek M48T59 part
*/
#include <sys/types.h>
#include <sys/param.h>
#include <sys/sysmacros.h>
#include <sys/systm.h>
#include <sys/errno.h>
#include <sys/modctl.h>
#include <sys/autoconf.h>
#include <sys/debug.h>
#include <sys/clock.h>
#include <sys/todmostek.h>
#include <sys/reboot.h>
#include <sys/cmn_err.h>
#include <sys/cpuvar.h>
static timestruc_t todm_get(void);
static void todm_set(timestruc_t);
static uint_t todm_set_watchdog_timer(uint_t);
static uint_t todm_clear_watchdog_timer(void);
static void todm_set_power_alarm(timestruc_t);
static void todm_clear_power_alarm(void);
static uint64_t todm_get_cpufrequency(void);
static uchar_t watchdog_bits = 0;
static uint_t watchdog_timeout;
extern uint64_t find_cpufrequency(volatile uchar_t *);
/*
* Module linkage information for the kernel.
*/
static struct modlmisc modlmisc = {
&mod_miscops, "tod module for Mostek M48T59"
};
static struct modlinkage modlinkage = {
MODREV_1, (void *)&modlmisc, NULL
};
int
_init(void)
{
if (strcmp(tod_module_name, "todmostek") == 0) {
tod_ops.tod_get = todm_get;
tod_ops.tod_set = todm_set;
tod_ops.tod_set_watchdog_timer = todm_set_watchdog_timer;
tod_ops.tod_clear_watchdog_timer = todm_clear_watchdog_timer;
tod_ops.tod_set_power_alarm = todm_set_power_alarm;
tod_ops.tod_clear_power_alarm = todm_clear_power_alarm;
tod_ops.tod_get_cpufrequency = todm_get_cpufrequency;
/*
* check if hardware watchdog timer is available and user
* enabled it.
*/
if (watchdog_enable) {
if (!watchdog_available) {
cmn_err(CE_WARN,
"Hardware watchdog unavailable");
} else if (boothowto & RB_DEBUG) {
cmn_err(CE_WARN, "Hardware watchdog disabled"
" [debugger]");
}
}
}
return (mod_install(&modlinkage));
}
int
_fini(void)
{
if (strcmp(tod_module_name, "todmostek") == 0)
return (EBUSY);
else
return (mod_remove(&modlinkage));
}
int
_info(struct modinfo *modinfop)
{
return (mod_info(&modlinkage, modinfop));
}
/*
* Read the current time from the clock chip and convert to UNIX form.
* Assumes that the year in the clock chip is valid.
* Must be called with tod_lock held.
*/
static timestruc_t
todm_get(void)
{
timestruc_t ts;
todinfo_t tod;
int s;
ASSERT(MUTEX_HELD(&tod_lock));
s = splhi();
CLOCK->clk_ctrl |= CLK_CTRL_READ;
tod.tod_year = BCD_TO_BYTE(CLOCK->clk_year) + YRBASE;
tod.tod_month = BCD_TO_BYTE(CLOCK->clk_month & 0x1f);
tod.tod_day = BCD_TO_BYTE(CLOCK->clk_day & 0x3f);
tod.tod_dow = BCD_TO_BYTE(CLOCK->clk_weekday & 0x7);
tod.tod_hour = BCD_TO_BYTE(CLOCK->clk_hour & 0x3f);
tod.tod_min = BCD_TO_BYTE(CLOCK->clk_min & 0x7f);
tod.tod_sec = BCD_TO_BYTE(CLOCK->clk_sec & 0x7f);
CLOCK->clk_ctrl &= ~CLK_CTRL_READ;
splx(s);
/*
* Apparently the m48t59 doesn't quite do what the spec sheet says.
* The spec says reading WRD will reset the timer but that doesn't work.
* So we need to reload timeout each time we want to reset the timer.
*/
CLOCK->clk_watchdog = watchdog_bits;
ts.tv_sec = tod_to_utc(tod);
ts.tv_nsec = 0;
return (ts);
}
/*
* Write the specified time into the clock chip.
* Must be called with tod_lock held.
*/
/* ARGSUSED */
static void
todm_set(timestruc_t ts)
{
todinfo_t tod = utc_to_tod(ts.tv_sec);
ASSERT(MUTEX_HELD(&tod_lock));
CLOCK->clk_ctrl |= CLK_CTRL_WRITE; /* allow writes */
CLOCK->clk_year = BYTE_TO_BCD(tod.tod_year - YRBASE);
CLOCK->clk_month = BYTE_TO_BCD(tod.tod_month);
CLOCK->clk_day = BYTE_TO_BCD(tod.tod_day);
CLOCK->clk_weekday = BYTE_TO_BCD(tod.tod_dow);
CLOCK->clk_hour = BYTE_TO_BCD(tod.tod_hour);
CLOCK->clk_min = BYTE_TO_BCD(tod.tod_min);
CLOCK->clk_sec = BYTE_TO_BCD(tod.tod_sec);
CLOCK->clk_ctrl &= ~CLK_CTRL_WRITE; /* load values */
}
/*
* Program the watchdog timer shadow register with the specified value.
* Setting the timer to zero value means no watchdog timeout.
*/
static uint_t
todm_set_watchdog_timer(uint_t timeoutval)
{
ASSERT(MUTEX_HELD(&tod_lock));
if (watchdog_enable == 0 || watchdog_available == 0 ||
(boothowto & RB_DEBUG))
return (0);
watchdog_timeout = timeoutval;
watchdog_bits = CLK_WATCHDOG_BITS(timeoutval);
watchdog_activated = 1;
return (timeoutval);
}
/*
* Clear the hardware timer register. Also zero out the watchdog timer
* shadow register.
*/
static uint_t
todm_clear_watchdog_timer(void)
{
ASSERT(MUTEX_HELD(&tod_lock));
if (watchdog_activated == 0)
return (0);
CLOCK->clk_watchdog = 0;
watchdog_bits = 0;
watchdog_activated = 0;
return (watchdog_timeout);
}
/*
* program the tod registers for alarm to go off at the specified time
*/
static void
todm_set_power_alarm(timestruc_t ts)
{
todinfo_t tod;
uchar_t c;
ASSERT(MUTEX_HELD(&tod_lock));
tod = utc_to_tod(ts.tv_sec);
c = CLOCK->clk_flags; /* clear alarm intr flag by reading the reg */
#ifdef lint
CLOCK->clk_flags = c;
#endif
CLOCK->clk_interrupts &= ~CLK_ALARM_ENABLE; /* disable alarm intr */
CLOCK->clk_day &= ~CLK_FREQT; /* keep Freqency Test bit cleared */
CLOCK->clk_alm_day = BYTE_TO_BCD(tod.tod_day);
CLOCK->clk_alm_hours = BYTE_TO_BCD(tod.tod_hour);
CLOCK->clk_alm_mins = BYTE_TO_BCD(tod.tod_min);
CLOCK->clk_alm_secs = BYTE_TO_BCD(tod.tod_sec);
CLOCK->clk_interrupts |= CLK_ALARM_ENABLE; /* enable alarm intr */
}
/*
* clear alarm interrupt
*/
static void
todm_clear_power_alarm()
{
uchar_t c;
ASSERT(MUTEX_HELD(&tod_lock));
c = CLOCK->clk_flags; /* clear alarm intr flag by reading the reg */
#ifdef lint
CLOCK->clk_flags = c;
#endif
CLOCK->clk_interrupts &= ~CLK_ALARM_ENABLE; /* disable alarm intr */
}
/*
* Determine the cpu frequency by watching the TOD chip rollover twice.
* Cpu clock rate is determined by computing the ticks added (in tick register)
* during one second interval on TOD.
*/
uint64_t
todm_get_cpufrequency(void)
{
ASSERT(MUTEX_HELD(&tod_lock));
return (find_cpufrequency(&(TIMECHECK_CLOCK->clk_sec)));
}
|