summaryrefslogtreecommitdiff
path: root/cad/veriwell/Makefile
diff options
context:
space:
mode:
Diffstat (limited to 'cad/veriwell/Makefile')
-rw-r--r--cad/veriwell/Makefile18
1 files changed, 18 insertions, 0 deletions
diff --git a/cad/veriwell/Makefile b/cad/veriwell/Makefile
new file mode 100644
index 00000000000..05b505ccbba
--- /dev/null
+++ b/cad/veriwell/Makefile
@@ -0,0 +1,18 @@
+# $NetBSD: Makefile,v 1.1 2016/10/09 13:14:06 kamil Exp $
+
+DISTNAME= veriwell-2.8.7
+CATEGORIES= cad
+MASTER_SITES= ${MASTER_SITE_SOURCEFORGE:=veriwell/}
+
+MAINTAINER= pkgsrc-users@NetBSD.org
+HOMEPAGE= https://sourceforge.net/projects/veriwell/
+COMMENT= Verilog Simulator
+LICENSE= gnu-gpl-v2
+
+GNU_CONFIGURE= yes
+USE_LANGUAGES= c c++
+
+TEST_TARGET= check
+
+.include "../../devel/zlib/buildlink3.mk"
+.include "../../mk/bsd.pkg.mk"