summaryrefslogtreecommitdiff
path: root/cad/gplcver/DESCR
AgeCommit message (Expand)AuthorFilesLines
2006-02-10import GPL Cver 2.11a, another Verilog simulatordrochner1-0/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-06 14:33:08 +0000