summaryrefslogtreecommitdiff
path: root/cad/Makefile
blob: 8f4b69295eb9bf4efd6876259d644d07395bb65c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
# $NetBSD: Makefile,v 1.102 2022/01/02 15:51:03 tnn Exp $
#

COMMENT=	Computer Aided Design tools

SUBDIR+=	MyHDL-gplcver
SUBDIR+=	MyHDL-iverilog
SUBDIR+=	adms
SUBDIR+=	atlc
SUBDIR+=	boolean
SUBDIR+=	cascade
SUBDIR+=	cgi-wcalc
SUBDIR+=	covered
SUBDIR+=	dinotrace
SUBDIR+=	dinotrace-mode
SUBDIR+=	diylc
SUBDIR+=	eagle
SUBDIR+=	electric
SUBDIR+=	fastcap
SUBDIR+=	fasthenry
SUBDIR+=	felt
SUBDIR+=	freehdl
SUBDIR+=	gdsreader
SUBDIR+=	geda
SUBDIR+=	gerbv
SUBDIR+=	ghdl
SUBDIR+=	gnetman
SUBDIR+=	gnucap
SUBDIR+=	gplcver
SUBDIR+=	gsmc
SUBDIR+=	gtk1-wcalc
SUBDIR+=	gtk2-wcalc
SUBDIR+=	gtkwave
SUBDIR+=	iverilog
SUBDIR+=	kicad
SUBDIR+=	kicad-doc
SUBDIR+=	kicad-footprints
SUBDIR+=	kicad-packages3d
SUBDIR+=	kicad-symbols
SUBDIR+=	kicad-templates
SUBDIR+=	klayout
SUBDIR+=	librecad
SUBDIR+=	libredwg
SUBDIR+=	libwcalc
SUBDIR+=	magic
SUBDIR+=	mcalc
SUBDIR+=	mex-wcalc
SUBDIR+=	mpac
SUBDIR+=	nelma
SUBDIR+=	ng-spice
SUBDIR+=	ntesla
SUBDIR+=	oce
SUBDIR+=	openscad
SUBDIR+=	p5-gds2
SUBDIR+=	pcb
SUBDIR+=	py-MyHDL
SUBDIR+=	py-PyRTL
SUBDIR+=	py-gds
SUBDIR+=	py-gdscad
SUBDIR+=	py-simpy
SUBDIR+=	qcad
SUBDIR+=	qcad-partlibrary
SUBDIR+=	sci-wcalc
SUBDIR+=	solvespace
SUBDIR+=	spice
SUBDIR+=	spiceprm
SUBDIR+=	stdio-wcalc
SUBDIR+=	tkgate
SUBDIR+=	tnt-mmtl
SUBDIR+=	transcalc
SUBDIR+=	verilator
SUBDIR+=	verilog-mode
SUBDIR+=	veriwell
SUBDIR+=	wcalc
SUBDIR+=	wcalc-docs
SUBDIR+=	xchiplogo
SUBDIR+=	xcircuit

.include "../mk/misc/category.mk"