summaryrefslogtreecommitdiff
path: root/cad/MyHDL-iverilog/Makefile
blob: c41502dd88d21487c6cf669e69e4e425a7c4861a (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
# $NetBSD: Makefile,v 1.2 2006/03/04 21:29:01 jlam Exp $
#

DISTNAME=	myhdl-0.5
PKGNAME=	MyHDL-iverilog-0.5
CATEGORIES=	cad python
MASTER_SITES=	${MASTER_SITE_SOURCEFORGE:=myhdl/}

MAINTAINER=	pkgsrc-users@NetBSD.org
HOMEPAGE=	http://jandecaluwe.com/Tools/MyHDL/Overview.html
COMMENT=	Icarus Verilog cosimulation support for py-MyHDL

BUILD_DIRS+=	cosimulation/icarus

do-install:
	${INSTALL_DATA} ${WRKSRC}/cosimulation/icarus/myhdl.vpi \
		${PREFIX}/lib/ivl

.include "../../cad/verilog/buildlink3.mk"
.include "../../mk/bsd.pkg.mk"