blob: 540816e3a1121118e4051d959eb4cb51c8216fbc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
|
# $NetBSD: Makefile,v 1.1 2016/10/08 23:01:45 kamil Exp $
#
DISTNAME= verilog-10.1.1
# There is confision in naming of this software, use iverilog as it's saner
PKGNAME= i${DISTNAME}
CATEGORIES= cad
MASTER_SITES= ftp://icarus.com/pub/eda/verilog/v10/
# FTP has newer release than GitHub tag
#MASTER_SITES= ${MASTER_SITE_GITHUB:=steveicarus/}
#GITHUB_TAG= v${PKGVERSION_NOREV:S/./_/}
MAINTAINER= dmcmahill@NetBSD.org
HOMEPAGE= http://iverilog.icarus.com/
COMMENT= Verilog simulation and synthesis tool (stable release version)
LICENSE= gnu-gpl-v2
USE_LANGUAGES= c c++
GNU_CONFIGURE= yes
USE_TOOLS+= gmake bison lex
TEST_TARGET= check
INSTALLATION_DIRS+= share/doc/ivl
# Additional files
post-install:
cd ${WRKSRC}; ${INSTALL_DATA} \
QUICK_START.txt \
README.txt \
${DESTDIR}${PREFIX}/share/doc/ivl
.include "../../devel/gperf/buildlink3.mk"
.include "../../devel/zlib/buildlink3.mk"
.include "../../archivers/bzip2/buildlink3.mk"
.include "../../mk/readline.buildlink3.mk"
.include "../../mk/bsd.pkg.mk"
|
