summaryrefslogtreecommitdiff
path: root/cad/py-MyHDL/patches
ModeNameSize
-rw-r--r--patch-cosimulation_cver_Makefile.lnx909logplain
-rw-r--r--patch-myhdl___always__seq.py1098logplain
-rw-r--r--patch-myhdl_conversion___toVHDL.py1708logplain