summaryrefslogtreecommitdiff
path: root/cad/py-MyHDL
ModeNameSize
-rw-r--r--DESCR431logplain
-rw-r--r--Makefile538logplain
-rw-r--r--PLIST3217logplain
-rw-r--r--distinfo235logplain
generated by cgit v1.2.3 (git 2.39.1) at 2024-06-01 03:35:51 +0000