blob: a3024f097e06c9ac6650bb7aaeaaa3728a5c0e7b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
# $NetBSD: Makefile,v 1.51 2006/02/05 23:08:23 joerg Exp $
#
DISTNAME= verilog-${SNAPDATE}
PKGNAME= verilog-current-${SNAPDATE}
PKGREVISION= 1
CATEGORIES= cad
MASTER_SITES= ftp://icarus.com/pub/eda/verilog/snapshots/
MAINTAINER= dmcmahill@NetBSD.org
HOMEPAGE= http://icarus.com/eda/verilog/index.html
COMMENT= Verilog simulation and synthesis tool (development snapshot version)
PKG_INSTALLATION_TYPES= overwrite pkgviews
CONFLICTS+= verilog-[0-9]*
GCC_REQD+= 3.0
USE_LANGUAGES= c c++
SNAPDATE= 20060124
GNU_CONFIGURE= yes
USE_TOOLS+= bison gmake lex
CONFIGURE_ARGS+= --without-ipal
TEST_DIRS= ${WRKSRC}
TEST_TARGET= check
.include "../../devel/zlib/buildlink3.mk"
.include "../../archivers/bzip2/buildlink3.mk"
.include "../../devel/gperf/buildlink3.mk"
.include "../../devel/readline/buildlink3.mk"
.include "../../mk/bsd.pkg.mk"
|
