summaryrefslogtreecommitdiff
path: root/cad/verilog-mode
ModeNameSize
-rw-r--r--DESCR84logplain
-rw-r--r--MESSAGE530logplain
-rw-r--r--Makefile924logplain
-rw-r--r--PLIST143logplain
-rw-r--r--distinfo253logplain
generated by cgit v1.2.3 (git 2.39.1) at 2024-10-30 02:03:18 +0000