summaryrefslogtreecommitdiff
path: root/cad/verilog
ModeNameSize
-rw-r--r--DESCR753logplain
-rw-r--r--Makefile848logplain
-rw-r--r--PLIST404logplain
-rw-r--r--distinfo343logplain
d---------patches108logplain
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-17 22:44:10 +0000