summaryrefslogtreecommitdiff
path: root/cad/verilog
ModeNameSize
-rw-r--r--Makefile673logplain
-rw-r--r--distinfo460logplain
d---------patches180logplain
d---------pkg66logplain
generated by cgit v1.2.3 (git 2.39.1) at 2024-07-12 05:20:47 +0000