summaryrefslogtreecommitdiff
path: root/cad/veriwell
ModeNameSize
-rw-r--r--DESCR255logplain
-rw-r--r--Makefile424logplain
-rw-r--r--PLIST171logplain
-rw-r--r--distinfo409logplain
generated by cgit v1.2.3 (git 2.39.1) at 2024-05-17 21:12:43 +0000