1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
|
/* $Id: IOMAll.cpp $ */
/** @file
* IOM - Input / Output Monitor - Any Context.
*/
/*
* Copyright (C) 2006-2007 Oracle Corporation
*
* This file is part of VirtualBox Open Source Edition (OSE), as
* available from http://www.virtualbox.org. This file is free software;
* you can redistribute it and/or modify it under the terms of the GNU
* General Public License (GPL) as published by the Free Software
* Foundation, in version 2 as it comes in the "COPYING" file of the
* VirtualBox OSE distribution. VirtualBox OSE is distributed in the
* hope that it will be useful, but WITHOUT ANY WARRANTY of any kind.
*/
/*******************************************************************************
* Header Files *
*******************************************************************************/
#define LOG_GROUP LOG_GROUP_IOM
#include <VBox/iom.h>
#include <VBox/mm.h>
#include <VBox/param.h>
#include "IOMInternal.h"
#include <VBox/vm.h>
#include <VBox/vmm.h>
#include <VBox/selm.h>
#include <VBox/trpm.h>
#include <VBox/pdmdev.h>
#include <VBox/pgm.h>
#include <VBox/cpum.h>
#include <VBox/err.h>
#include <VBox/log.h>
#include <iprt/assert.h>
/**
* Try take the EMT/IOM lock, wait in ring-3 return VERR_SEM_BUSY in R0/RC.
*
* @retval VINF_SUCCESS on success (always in ring-3).
* @retval VERR_SEM_BUSY in RC and R0 if the semaphore is busy.
*
* @param pVM VM handle.
*/
int iomLock(PVM pVM)
{
Assert(pVM->cCpus == 1 || !PGMIsLockOwner(pVM));
int rc = PDMCritSectEnter(&pVM->iom.s.EmtLock, VERR_SEM_BUSY);
return rc;
}
/**
* Try take the EMT/IOM lock, no waiting.
*
* @retval VINF_SUCCESS on success.
* @retval VERR_SEM_BUSY if busy.
*
* @param pVM VM handle.
*/
int iomTryLock(PVM pVM)
{
int rc = PDMCritSectTryEnter(&pVM->iom.s.EmtLock);
return rc;
}
/**
* Release EMT/IOM lock.
*
* @param pVM VM handle.
*/
void iomUnlock(PVM pVM)
{
PDMCritSectLeave(&pVM->iom.s.EmtLock);
}
/**
* Check if this VCPU currently owns the IOM lock.
*
* @returns bool owner/not owner
* @param pVM The VM to operate on.
*/
VMMDECL(bool) IOMIsLockOwner(PVM pVM)
{
return PDMCritSectIsOwner(&pVM->iom.s.EmtLock);
}
/**
* Returns the contents of register or immediate data of instruction's parameter.
*
* @returns true on success.
*
* @todo Get rid of this code. Use DISQueryParamVal instead
*
* @param pCpu Pointer to current disassembler context.
* @param pParam Pointer to parameter of instruction to proccess.
* @param pRegFrame Pointer to CPUMCTXCORE guest structure.
* @param pu64Data Where to store retrieved data.
* @param pcbSize Where to store the size of data (1, 2, 4, 8).
*/
bool iomGetRegImmData(PDISCPUSTATE pCpu, PCOP_PARAMETER pParam, PCPUMCTXCORE pRegFrame, uint64_t *pu64Data, unsigned *pcbSize)
{
if (pParam->flags & (USE_BASE | USE_INDEX | USE_SCALE | USE_DISPLACEMENT8 | USE_DISPLACEMENT16 | USE_DISPLACEMENT32))
{
*pcbSize = 0;
*pu64Data = 0;
return false;
}
/* divide and conquer */
if (pParam->flags & (USE_REG_GEN64 | USE_REG_GEN32 | USE_REG_GEN16 | USE_REG_GEN8))
{
if (pParam->flags & USE_REG_GEN32)
{
*pcbSize = 4;
DISFetchReg32(pRegFrame, pParam->base.reg_gen, (uint32_t *)pu64Data);
return true;
}
if (pParam->flags & USE_REG_GEN16)
{
*pcbSize = 2;
DISFetchReg16(pRegFrame, pParam->base.reg_gen, (uint16_t *)pu64Data);
return true;
}
if (pParam->flags & USE_REG_GEN8)
{
*pcbSize = 1;
DISFetchReg8(pRegFrame, pParam->base.reg_gen, (uint8_t *)pu64Data);
return true;
}
Assert(pParam->flags & USE_REG_GEN64);
*pcbSize = 8;
DISFetchReg64(pRegFrame, pParam->base.reg_gen, pu64Data);
return true;
}
else
{
if (pParam->flags & (USE_IMMEDIATE64 | USE_IMMEDIATE64_SX8))
{
*pcbSize = 8;
*pu64Data = pParam->parval;
return true;
}
if (pParam->flags & (USE_IMMEDIATE32 | USE_IMMEDIATE32_SX8))
{
*pcbSize = 4;
*pu64Data = (uint32_t)pParam->parval;
return true;
}
if (pParam->flags & (USE_IMMEDIATE16 | USE_IMMEDIATE16_SX8))
{
*pcbSize = 2;
*pu64Data = (uint16_t)pParam->parval;
return true;
}
if (pParam->flags & USE_IMMEDIATE8)
{
*pcbSize = 1;
*pu64Data = (uint8_t)pParam->parval;
return true;
}
if (pParam->flags & USE_REG_SEG)
{
*pcbSize = 2;
DISFetchRegSeg(pRegFrame, pParam->base.reg_seg, (RTSEL *)pu64Data);
return true;
} /* Else - error. */
AssertFailed();
*pcbSize = 0;
*pu64Data = 0;
return false;
}
}
/**
* Saves data to 8/16/32 general purpose or segment register defined by
* instruction's parameter.
*
* @returns true on success.
* @param pCpu Pointer to current disassembler context.
* @param pParam Pointer to parameter of instruction to proccess.
* @param pRegFrame Pointer to CPUMCTXCORE guest structure.
* @param u64Data 8/16/32/64 bit data to store.
*/
bool iomSaveDataToReg(PDISCPUSTATE pCpu, PCOP_PARAMETER pParam, PCPUMCTXCORE pRegFrame, uint64_t u64Data)
{
if (pParam->flags & (USE_BASE | USE_INDEX | USE_SCALE | USE_DISPLACEMENT8 | USE_DISPLACEMENT16 | USE_DISPLACEMENT32 | USE_DISPLACEMENT64 | USE_IMMEDIATE8 | USE_IMMEDIATE16 | USE_IMMEDIATE32 | USE_IMMEDIATE32_SX8 | USE_IMMEDIATE16_SX8))
{
return false;
}
if (pParam->flags & USE_REG_GEN32)
{
DISWriteReg32(pRegFrame, pParam->base.reg_gen, (uint32_t)u64Data);
return true;
}
if (pParam->flags & USE_REG_GEN64)
{
DISWriteReg64(pRegFrame, pParam->base.reg_gen, u64Data);
return true;
}
if (pParam->flags & USE_REG_GEN16)
{
DISWriteReg16(pRegFrame, pParam->base.reg_gen, (uint16_t)u64Data);
return true;
}
if (pParam->flags & USE_REG_GEN8)
{
DISWriteReg8(pRegFrame, pParam->base.reg_gen, (uint8_t)u64Data);
return true;
}
if (pParam->flags & USE_REG_SEG)
{
DISWriteRegSeg(pRegFrame, pParam->base.reg_seg, (RTSEL)u64Data);
return true;
}
/* Else - error. */
return false;
}
//#undef LOG_GROUP
//#define LOG_GROUP LOG_GROUP_IOM_IOPORT
/**
* Reads an I/O port register.
*
* @returns Strict VBox status code. Informational status codes other than the one documented
* here are to be treated as internal failure. Use IOM_SUCCESS() to check for success.
* @retval VINF_SUCCESS Success.
* @retval VINF_EM_FIRST-VINF_EM_LAST Success with some exceptions (see IOM_SUCCESS()), the
* status code must be passed on to EM.
* @retval VINF_IOM_HC_IOPORT_READ Defer the read to ring-3. (R0/GC only)
*
* @param pVM VM handle.
* @param Port The port to read.
* @param pu32Value Where to store the value read.
* @param cbValue The size of the register to read in bytes. 1, 2 or 4 bytes.
*/
VMMDECL(VBOXSTRICTRC) IOMIOPortRead(PVM pVM, RTIOPORT Port, uint32_t *pu32Value, size_t cbValue)
{
/* Take the IOM lock before performing any device I/O. */
int rc2 = iomLock(pVM);
#ifndef IN_RING3
if (rc2 == VERR_SEM_BUSY)
return VINF_IOM_HC_IOPORT_READ;
#endif
AssertRC(rc2);
#ifdef VBOX_WITH_STATISTICS
/*
* Get the statistics record.
*/
PIOMIOPORTSTATS pStats = pVM->iom.s.CTX_SUFF(pStatsLastRead);
if (!pStats || pStats->Core.Key != Port)
{
pStats = (PIOMIOPORTSTATS)RTAvloIOPortGet(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortStatTree, Port);
if (pStats)
pVM->iom.s.CTX_SUFF(pStatsLastRead) = pStats;
}
#endif
/*
* Get handler for current context.
*/
CTX_SUFF(PIOMIOPORTRANGE) pRange = pVM->iom.s.CTX_SUFF(pRangeLastRead);
if ( !pRange
|| (unsigned)Port - (unsigned)pRange->Port >= (unsigned)pRange->cPorts)
{
pRange = iomIOPortGetRange(&pVM->iom.s, Port);
if (pRange)
pVM->iom.s.CTX_SUFF(pRangeLastRead) = pRange;
}
MMHYPER_RC_ASSERT_RCPTR(pVM, pRange);
if (pRange)
{
/*
* Found a range, get the data in case we leave the IOM lock.
*/
PFNIOMIOPORTIN pfnInCallback = pRange->pfnInCallback;
#ifndef IN_RING3
if (!pfnInCallback)
{
STAM_STATS({ if (pStats) STAM_COUNTER_INC(&pStats->InRZToR3); });
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_READ;
}
#endif
void *pvUser = pRange->pvUser;
PPDMDEVINS pDevIns = pRange->pDevIns;
PPDMCRITSECT pCritSect = pDevIns->CTX_SUFF(pCritSect);
/*
* Call the device - 4 variations.
*/
VBOXSTRICTRC rcStrict;
if (pCritSect)
{
iomUnlock(pVM);
rcStrict = PDMCritSectEnter(pCritSect, VINF_IOM_HC_IOPORT_READ);
if (rcStrict != VINF_SUCCESS)
{
STAM_STATS({ if (pStats) STAM_COUNTER_INC(&pStats->InRZToR3); });
return rcStrict;
}
#ifdef VBOX_WITH_STATISTICS
if (pStats)
{
STAM_PROFILE_START(&pStats->CTX_SUFF_Z(ProfIn), a);
rcStrict = pfnInCallback(pDevIns, pvUser, Port, pu32Value, (unsigned)cbValue);
STAM_PROFILE_STOP(&pStats->CTX_SUFF_Z(ProfIn), a);
}
else
#endif
rcStrict = pfnInCallback(pDevIns, pvUser, Port, pu32Value, (unsigned)cbValue);
PDMCritSectLeave(pCritSect);
}
else
{
#ifdef VBOX_WITH_STATISTICS
if (pStats)
{
STAM_PROFILE_START(&pStats->CTX_SUFF_Z(ProfIn), a);
rcStrict = pfnInCallback(pDevIns, pvUser, Port, pu32Value, (unsigned)cbValue);
STAM_PROFILE_STOP(&pStats->CTX_SUFF_Z(ProfIn), a);
}
else
#endif
rcStrict = pfnInCallback(pDevIns, pvUser, Port, pu32Value, (unsigned)cbValue);
}
#ifdef VBOX_WITH_STATISTICS
if (rcStrict == VINF_SUCCESS && pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(In));
# ifndef IN_RING3
else if (rcStrict == VINF_IOM_HC_IOPORT_READ && pStats)
STAM_COUNTER_INC(&pStats->InRZToR3);
# endif
#endif
if (rcStrict == VERR_IOM_IOPORT_UNUSED)
{
/* make return value */
rcStrict = VINF_SUCCESS;
switch (cbValue)
{
case 1: *(uint8_t *)pu32Value = 0xff; break;
case 2: *(uint16_t *)pu32Value = 0xffff; break;
case 4: *(uint32_t *)pu32Value = UINT32_C(0xffffffff); break;
default:
AssertMsgFailed(("Invalid I/O port size %d. Port=%d\n", cbValue, Port));
if (!pCritSect)
iomUnlock(pVM);
return VERR_IOM_INVALID_IOPORT_SIZE;
}
}
Log3(("IOMIOPortRead: Port=%RTiop *pu32=%08RX32 cb=%d rc=%Rrc\n", Port, *pu32Value, cbValue, VBOXSTRICTRC_VAL(rcStrict)));
if (!pCritSect)
iomUnlock(pVM);
return rcStrict;
}
#ifndef IN_RING3
/*
* Handler in ring-3?
*/
PIOMIOPORTRANGER3 pRangeR3 = iomIOPortGetRangeR3(&pVM->iom.s, Port);
if (pRangeR3)
{
# ifdef VBOX_WITH_STATISTICS
if (pStats)
STAM_COUNTER_INC(&pStats->InRZToR3);
# endif
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_READ;
}
#endif
/*
* Ok, no handler for this port.
*/
#ifdef VBOX_WITH_STATISTICS
if (pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(In));
else
{
# ifndef IN_RING3
/* Ring-3 will have to create the statistics record. */
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_READ;
# else
pStats = iomR3IOPortStatsCreate(pVM, Port, NULL);
if (pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(In));
# endif
}
#endif
/* make return value */
switch (cbValue)
{
case 1: *(uint8_t *)pu32Value = 0xff; break;
case 2: *(uint16_t *)pu32Value = 0xffff; break;
case 4: *(uint32_t *)pu32Value = UINT32_C(0xffffffff); break;
default:
AssertMsgFailed(("Invalid I/O port size %d. Port=%d\n", cbValue, Port));
iomUnlock(pVM);
return VERR_IOM_INVALID_IOPORT_SIZE;
}
Log3(("IOMIOPortRead: Port=%RTiop *pu32=%08RX32 cb=%d rc=VINF_SUCCESS\n", Port, *pu32Value, cbValue));
iomUnlock(pVM);
return VINF_SUCCESS;
}
/**
* Reads the string buffer of an I/O port register.
*
* @returns Strict VBox status code. Informational status codes other than the one documented
* here are to be treated as internal failure. Use IOM_SUCCESS() to check for success.
* @retval VINF_SUCCESS Success.
* @retval VINF_EM_FIRST-VINF_EM_LAST Success with some exceptions (see IOM_SUCCESS()), the
* status code must be passed on to EM.
* @retval VINF_IOM_HC_IOPORT_READ Defer the read to ring-3. (R0/GC only)
*
* @param pVM VM handle.
* @param Port The port to read.
* @param pGCPtrDst Pointer to the destination buffer (GC, incremented appropriately).
* @param pcTransfers Pointer to the number of transfer units to read, on return remaining transfer units.
* @param cb Size of the transfer unit (1, 2 or 4 bytes).
*/
VMMDECL(VBOXSTRICTRC) IOMIOPortReadString(PVM pVM, RTIOPORT Port, PRTGCPTR pGCPtrDst, PRTGCUINTREG pcTransfers, unsigned cb)
{
/* Take the IOM lock before performing any device I/O. */
int rc2 = iomLock(pVM);
#ifndef IN_RING3
if (rc2 == VERR_SEM_BUSY)
return VINF_IOM_HC_IOPORT_READ;
#endif
AssertRC(rc2);
#ifdef LOG_ENABLED
const RTGCUINTREG cTransfers = *pcTransfers;
#endif
#ifdef VBOX_WITH_STATISTICS
/*
* Get the statistics record.
*/
PIOMIOPORTSTATS pStats = pVM->iom.s.CTX_SUFF(pStatsLastRead);
if (!pStats || pStats->Core.Key != Port)
{
pStats = (PIOMIOPORTSTATS)RTAvloIOPortGet(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortStatTree, Port);
if (pStats)
pVM->iom.s.CTX_SUFF(pStatsLastRead) = pStats;
}
#endif
/*
* Get handler for current context.
*/
CTX_SUFF(PIOMIOPORTRANGE) pRange = pVM->iom.s.CTX_SUFF(pRangeLastRead);
if ( !pRange
|| (unsigned)Port - (unsigned)pRange->Port >= (unsigned)pRange->cPorts)
{
pRange = iomIOPortGetRange(&pVM->iom.s, Port);
if (pRange)
pVM->iom.s.CTX_SUFF(pRangeLastRead) = pRange;
}
MMHYPER_RC_ASSERT_RCPTR(pVM, pRange);
if (pRange)
{
/*
* Found a range.
*/
PFNIOMIOPORTINSTRING pfnInStrCallback = pRange->pfnInStrCallback;
#ifndef IN_RING3
if (!pfnInStrCallback)
{
STAM_STATS({ if (pStats) STAM_COUNTER_INC(&pStats->InRZToR3); });
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_READ;
}
#endif
void *pvUser = pRange->pvUser;
PPDMDEVINS pDevIns = pRange->pDevIns;
PPDMCRITSECT pCritSect = pDevIns->CTX_SUFF(pCritSect);
/*
* Call the device - 4 variations.
*/
VBOXSTRICTRC rcStrict;
if (pCritSect)
{
iomUnlock(pVM);
rcStrict = PDMCritSectEnter(pCritSect, VINF_IOM_HC_IOPORT_READ);
if (rcStrict != VINF_SUCCESS)
{
STAM_STATS({ if (pStats) STAM_COUNTER_INC(&pStats->InRZToR3); });
return rcStrict;
}
#ifdef VBOX_WITH_STATISTICS
if (pStats)
{
STAM_PROFILE_START(&pStats->CTX_SUFF_Z(ProfIn), a);
rcStrict = pfnInStrCallback(pDevIns, pvUser, Port, pGCPtrDst, pcTransfers, cb);
STAM_PROFILE_STOP(&pStats->CTX_SUFF_Z(ProfIn), a);
}
else
#endif
rcStrict = pfnInStrCallback(pDevIns, pvUser, Port, pGCPtrDst, pcTransfers, cb);
PDMCritSectLeave(pCritSect);
}
else
{
#ifdef VBOX_WITH_STATISTICS
if (pStats)
{
STAM_PROFILE_START(&pStats->CTX_SUFF_Z(ProfIn), a);
rcStrict = pfnInStrCallback(pDevIns, pvUser, Port, pGCPtrDst, pcTransfers, cb);
STAM_PROFILE_STOP(&pStats->CTX_SUFF_Z(ProfIn), a);
}
else
#endif
rcStrict = pfnInStrCallback(pDevIns, pvUser, Port, pGCPtrDst, pcTransfers, cb);
}
#ifdef VBOX_WITH_STATISTICS
if (rcStrict == VINF_SUCCESS && pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(In));
# ifndef IN_RING3
else if (rcStrict == VINF_IOM_HC_IOPORT_READ && pStats)
STAM_COUNTER_INC(&pStats->InRZToR3);
# endif
#endif
Log3(("IOMIOPortReadStr: Port=%RTiop pGCPtrDst=%p pcTransfer=%p:{%#x->%#x} cb=%d rc=%Rrc\n",
Port, pGCPtrDst, pcTransfers, cTransfers, *pcTransfers, cb, VBOXSTRICTRC_VAL(rcStrict)));
if (!pCritSect)
iomUnlock(pVM);
return rcStrict;
}
#ifndef IN_RING3
/*
* Handler in ring-3?
*/
PIOMIOPORTRANGER3 pRangeR3 = iomIOPortGetRangeR3(&pVM->iom.s, Port);
if (pRangeR3)
{
# ifdef VBOX_WITH_STATISTICS
if (pStats)
STAM_COUNTER_INC(&pStats->InRZToR3);
# endif
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_READ;
}
#endif
/*
* Ok, no handler for this port.
*/
#ifdef VBOX_WITH_STATISTICS
if (pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(In));
else
{
# ifndef IN_RING3
/* Ring-3 will have to create the statistics record. */
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_READ;
# else
pStats = iomR3IOPortStatsCreate(pVM, Port, NULL);
if (pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(In));
# endif
}
#endif
Log3(("IOMIOPortReadStr: Port=%RTiop pGCPtrDst=%p pcTransfer=%p:{%#x->%#x} cb=%d rc=VINF_SUCCESS\n",
Port, pGCPtrDst, pcTransfers, cTransfers, *pcTransfers, cb));
iomUnlock(pVM);
return VINF_SUCCESS;
}
/**
* Writes to an I/O port register.
*
* @returns Strict VBox status code. Informational status codes other than the one documented
* here are to be treated as internal failure. Use IOM_SUCCESS() to check for success.
* @retval VINF_SUCCESS Success.
* @retval VINF_EM_FIRST-VINF_EM_LAST Success with some exceptions (see IOM_SUCCESS()), the
* status code must be passed on to EM.
* @retval VINF_IOM_HC_IOPORT_WRITE Defer the write to ring-3. (R0/GC only)
*
* @param pVM VM handle.
* @param Port The port to write to.
* @param u32Value The value to write.
* @param cbValue The size of the register to read in bytes. 1, 2 or 4 bytes.
*/
VMMDECL(VBOXSTRICTRC) IOMIOPortWrite(PVM pVM, RTIOPORT Port, uint32_t u32Value, size_t cbValue)
{
/* Take the IOM lock before performing any device I/O. */
int rc2 = iomLock(pVM);
#ifndef IN_RING3
if (rc2 == VERR_SEM_BUSY)
return VINF_IOM_HC_IOPORT_WRITE;
#endif
AssertRC(rc2);
/** @todo bird: When I get time, I'll remove the RC/R0 trees and link the RC/R0
* entries to the ring-3 node. */
#ifdef VBOX_WITH_STATISTICS
/*
* Find the statistics record.
*/
PIOMIOPORTSTATS pStats = pVM->iom.s.CTX_SUFF(pStatsLastWrite);
if (!pStats || pStats->Core.Key != Port)
{
pStats = (PIOMIOPORTSTATS)RTAvloIOPortGet(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortStatTree, Port);
if (pStats)
pVM->iom.s.CTX_SUFF(pStatsLastWrite) = pStats;
}
#endif
/*
* Get handler for current context.
*/
CTX_SUFF(PIOMIOPORTRANGE) pRange = pVM->iom.s.CTX_SUFF(pRangeLastWrite);
if ( !pRange
|| (unsigned)Port - (unsigned)pRange->Port >= (unsigned)pRange->cPorts)
{
pRange = iomIOPortGetRange(&pVM->iom.s, Port);
if (pRange)
pVM->iom.s.CTX_SUFF(pRangeLastWrite) = pRange;
}
MMHYPER_RC_ASSERT_RCPTR(pVM, pRange);
if (pRange)
{
/*
* Found a range.
*/
PFNIOMIOPORTOUT pfnOutCallback = pRange->pfnOutCallback;
#ifndef IN_RING3
if (!pfnOutCallback)
{
STAM_STATS({ if (pStats) STAM_COUNTER_INC(&pStats->OutRZToR3); });
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_WRITE;
}
#endif
void *pvUser = pRange->pvUser;
PPDMDEVINS pDevIns = pRange->pDevIns;
PPDMCRITSECT pCritSect = pDevIns->CTX_SUFF(pCritSect);
/*
* Call the device - 4 variations.
*/
VBOXSTRICTRC rcStrict;
if (pCritSect)
{
iomUnlock(pVM);
rcStrict = PDMCritSectEnter(pCritSect, VINF_IOM_HC_IOPORT_WRITE);
if (rcStrict != VINF_SUCCESS)
{
STAM_STATS({ if (pStats) STAM_COUNTER_INC(&pStats->OutRZToR3); });
return rcStrict;
}
#ifdef VBOX_WITH_STATISTICS
if (pStats)
{
STAM_PROFILE_START(&pStats->CTX_SUFF_Z(ProfOut), a);
rcStrict = pfnOutCallback(pDevIns, pvUser, Port, u32Value, (unsigned)cbValue);
STAM_PROFILE_STOP(&pStats->CTX_SUFF_Z(ProfOut), a);
}
else
#endif
rcStrict = pfnOutCallback(pDevIns, pvUser, Port, u32Value, (unsigned)cbValue);
PDMCritSectLeave(pCritSect);
}
else
{
#ifdef VBOX_WITH_STATISTICS
if (pStats)
{
STAM_PROFILE_START(&pStats->CTX_SUFF_Z(ProfOut), a);
rcStrict = pfnOutCallback(pDevIns, pvUser, Port, u32Value, (unsigned)cbValue);
STAM_PROFILE_STOP(&pStats->CTX_SUFF_Z(ProfOut), a);
}
else
#endif
rcStrict = pfnOutCallback(pDevIns, pvUser, Port, u32Value, (unsigned)cbValue);
}
#ifdef VBOX_WITH_STATISTICS
if (rcStrict == VINF_SUCCESS && pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(Out));
# ifndef IN_RING3
else if (rcStrict == VINF_IOM_HC_IOPORT_WRITE && pStats)
STAM_COUNTER_INC(&pStats->OutRZToR3);
# endif
#endif
Log3(("IOMIOPortWrite: Port=%RTiop u32=%08RX32 cb=%d rc=%Rrc\n", Port, u32Value, cbValue, VBOXSTRICTRC_VAL(rcStrict)));
if (!pCritSect)
iomUnlock(pVM);
return rcStrict;
}
#ifndef IN_RING3
/*
* Handler in ring-3?
*/
PIOMIOPORTRANGER3 pRangeR3 = iomIOPortGetRangeR3(&pVM->iom.s, Port);
if (pRangeR3)
{
# ifdef VBOX_WITH_STATISTICS
if (pStats)
STAM_COUNTER_INC(&pStats->OutRZToR3);
# endif
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_WRITE;
}
#endif
/*
* Ok, no handler for that port.
*/
#ifdef VBOX_WITH_STATISTICS
/* statistics. */
if (pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(Out));
else
{
# ifndef IN_RING3
/* R3 will have to create the statistics record. */
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_WRITE;
# else
pStats = iomR3IOPortStatsCreate(pVM, Port, NULL);
if (pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(Out));
# endif
}
#endif
Log3(("IOMIOPortWrite: Port=%RTiop u32=%08RX32 cb=%d nop\n", Port, u32Value, cbValue));
iomUnlock(pVM);
return VINF_SUCCESS;
}
/**
* Writes the string buffer of an I/O port register.
*
* @returns Strict VBox status code. Informational status codes other than the one documented
* here are to be treated as internal failure. Use IOM_SUCCESS() to check for success.
* @retval VINF_SUCCESS Success.
* @retval VINF_EM_FIRST-VINF_EM_LAST Success with some exceptions (see IOM_SUCCESS()), the
* status code must be passed on to EM.
* @retval VINF_IOM_HC_IOPORT_WRITE Defer the write to ring-3. (R0/GC only)
*
* @param pVM VM handle.
* @param Port The port to write.
* @param pGCPtrSrc Pointer to the source buffer (GC, incremented appropriately).
* @param pcTransfers Pointer to the number of transfer units to write, on return remaining transfer units.
* @param cb Size of the transfer unit (1, 2 or 4 bytes).
* */
VMMDECL(VBOXSTRICTRC) IOMIOPortWriteString(PVM pVM, RTIOPORT Port, PRTGCPTR pGCPtrSrc, PRTGCUINTREG pcTransfers, unsigned cb)
{
/* Take the IOM lock before performing any device I/O. */
int rc2 = iomLock(pVM);
#ifndef IN_RING3
if (rc2 == VERR_SEM_BUSY)
return VINF_IOM_HC_IOPORT_WRITE;
#endif
AssertRC(rc2);
#ifdef LOG_ENABLED
const RTGCUINTREG cTransfers = *pcTransfers;
#endif
#ifdef VBOX_WITH_STATISTICS
/*
* Get the statistics record.
*/
PIOMIOPORTSTATS pStats = pVM->iom.s.CTX_SUFF(pStatsLastWrite);
if (!pStats || pStats->Core.Key != Port)
{
pStats = (PIOMIOPORTSTATS)RTAvloIOPortGet(&pVM->iom.s.CTX_SUFF(pTrees)->IOPortStatTree, Port);
if (pStats)
pVM->iom.s.CTX_SUFF(pStatsLastWrite) = pStats;
}
#endif
/*
* Get handler for current context.
*/
CTX_SUFF(PIOMIOPORTRANGE) pRange = pVM->iom.s.CTX_SUFF(pRangeLastWrite);
if ( !pRange
|| (unsigned)Port - (unsigned)pRange->Port >= (unsigned)pRange->cPorts)
{
pRange = iomIOPortGetRange(&pVM->iom.s, Port);
if (pRange)
pVM->iom.s.CTX_SUFF(pRangeLastWrite) = pRange;
}
MMHYPER_RC_ASSERT_RCPTR(pVM, pRange);
if (pRange)
{
/*
* Found a range.
*/
PFNIOMIOPORTOUTSTRING pfnOutStrCallback = pRange->pfnOutStrCallback;
#ifndef IN_RING3
if (!pfnOutStrCallback)
{
STAM_STATS({ if (pStats) STAM_COUNTER_INC(&pStats->OutRZToR3); });
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_WRITE;
}
#endif
void *pvUser = pRange->pvUser;
PPDMDEVINS pDevIns = pRange->pDevIns;
PPDMCRITSECT pCritSect = pDevIns->CTX_SUFF(pCritSect);
/*
* Call the device - 4 variations.
*/
VBOXSTRICTRC rcStrict;
if (pCritSect)
{
iomUnlock(pVM);
rcStrict = PDMCritSectEnter(pCritSect, VINF_IOM_HC_IOPORT_WRITE);
if (rcStrict != VINF_SUCCESS)
{
STAM_STATS({ if (pStats) STAM_COUNTER_INC(&pStats->OutRZToR3); });
return rcStrict;
}
#ifdef VBOX_WITH_STATISTICS
if (pStats)
{
STAM_PROFILE_START(&pStats->CTX_SUFF_Z(ProfOut), a);
rcStrict = pfnOutStrCallback(pDevIns, pvUser, Port, pGCPtrSrc, pcTransfers, cb);
STAM_PROFILE_STOP(&pStats->CTX_SUFF_Z(ProfOut), a);
}
else
#endif
rcStrict = pfnOutStrCallback(pDevIns, pvUser, Port, pGCPtrSrc, pcTransfers, cb);
PDMCritSectLeave(pCritSect);
}
else
{
#ifdef VBOX_WITH_STATISTICS
if (pStats)
{
STAM_PROFILE_START(&pStats->CTX_SUFF_Z(ProfOut), a);
rcStrict = pfnOutStrCallback(pDevIns, pvUser, Port, pGCPtrSrc, pcTransfers, cb);
STAM_PROFILE_STOP(&pStats->CTX_SUFF_Z(ProfOut), a);
}
else
#endif
rcStrict = pfnOutStrCallback(pDevIns, pvUser, Port, pGCPtrSrc, pcTransfers, cb);
}
#ifdef VBOX_WITH_STATISTICS
if (rcStrict == VINF_SUCCESS && pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(Out));
# ifndef IN_RING3
else if (rcStrict == VINF_IOM_HC_IOPORT_WRITE && pStats)
STAM_COUNTER_INC(&pStats->OutRZToR3);
# endif
#endif
Log3(("IOMIOPortWriteStr: Port=%RTiop pGCPtrSrc=%p pcTransfer=%p:{%#x->%#x} cb=%d rcStrict=%Rrc\n",
Port, pGCPtrSrc, pcTransfers, cTransfers, *pcTransfers, cb, VBOXSTRICTRC_VAL(rcStrict)));
if (!pCritSect)
iomUnlock(pVM);
return rcStrict;
}
#ifndef IN_RING3
/*
* Handler in ring-3?
*/
PIOMIOPORTRANGER3 pRangeR3 = iomIOPortGetRangeR3(&pVM->iom.s, Port);
if (pRangeR3)
{
# ifdef VBOX_WITH_STATISTICS
if (pStats)
STAM_COUNTER_INC(&pStats->OutRZToR3);
# endif
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_WRITE;
}
#endif
/*
* Ok, no handler for this port.
*/
#ifdef VBOX_WITH_STATISTICS
if (pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(Out));
else
{
# ifndef IN_RING3
/* Ring-3 will have to create the statistics record. */
iomUnlock(pVM);
return VINF_IOM_HC_IOPORT_WRITE;
# else
pStats = iomR3IOPortStatsCreate(pVM, Port, NULL);
if (pStats)
STAM_COUNTER_INC(&pStats->CTX_SUFF_Z(Out));
# endif
}
#endif
Log3(("IOMIOPortWriteStr: Port=%RTiop pGCPtrSrc=%p pcTransfer=%p:{%#x->%#x} cb=%d rc=VINF_SUCCESS\n",
Port, pGCPtrSrc, pcTransfers, cTransfers, *pcTransfers, cb));
iomUnlock(pVM);
return VINF_SUCCESS;
}
/**
* Checks that the operation is allowed according to the IOPL
* level and I/O bitmap.
*
* @returns Strict VBox status code. Informational status codes other than the one documented
* here are to be treated as internal failure.
* @retval VINF_SUCCESS Success.
* @retval VINF_EM_RAW_GUEST_TRAP The exception was left pending. (TRPMRaiseXcptErr)
* @retval VINF_TRPM_XCPT_DISPATCHED The exception was raised and dispatched for raw-mode execution. (TRPMRaiseXcptErr)
* @retval VINF_EM_RESCHEDULE_REM The exception was dispatched and cannot be executed in raw-mode. (TRPMRaiseXcptErr)
*
* @param pVM VM handle.
* @param pCtxCore Pointer to register frame.
* @param Port The I/O port number.
* @param cb The access size.
*/
VMMDECL(VBOXSTRICTRC) IOMInterpretCheckPortIOAccess(PVM pVM, PCPUMCTXCORE pCtxCore, RTIOPORT Port, unsigned cb)
{
PVMCPU pVCpu = VMMGetCpu(pVM);
/*
* If this isn't ring-0, we have to check for I/O privileges.
*/
uint32_t efl = CPUMRawGetEFlags(pVCpu, pCtxCore);
uint32_t cpl = CPUMGetGuestCPL(pVCpu, pCtxCore);
if ( ( cpl > 0
&& X86_EFL_GET_IOPL(efl) < cpl)
|| pCtxCore->eflags.Bits.u1VM /* IOPL is ignored in V86 mode; always check TSS bitmap */
)
{
/*
* Get TSS location and check if there can be a I/O bitmap.
*/
RTGCUINTPTR GCPtrTss;
RTGCUINTPTR cbTss;
bool fCanHaveIOBitmap;
int rc2 = SELMGetTSSInfo(pVM, pVCpu, &GCPtrTss, &cbTss, &fCanHaveIOBitmap);
if (RT_FAILURE(rc2))
{
Log(("iomInterpretCheckPortIOAccess: Port=%RTiop cb=%d %Rrc -> #GP(0)\n", Port, cb, rc2));
return TRPMRaiseXcptErr(pVCpu, pCtxCore, X86_XCPT_GP, 0);
}
if ( !fCanHaveIOBitmap
|| cbTss <= sizeof(VBOXTSS)) /** @todo r=bird: Should this really include the interrupt redirection bitmap? */
{
Log(("iomInterpretCheckPortIOAccess: Port=%RTiop cb=%d cbTss=%#x fCanHaveIOBitmap=%RTbool -> #GP(0)\n",
Port, cb, cbTss, fCanHaveIOBitmap));
return TRPMRaiseXcptErr(pVCpu, pCtxCore, X86_XCPT_GP, 0);
}
/*
* Fetch the I/O bitmap offset.
*/
uint16_t offIOPB;
VBOXSTRICTRC rcStrict = PGMPhysInterpretedRead(pVCpu, pCtxCore, &offIOPB, GCPtrTss + RT_OFFSETOF(VBOXTSS, offIoBitmap), sizeof(offIOPB));
if (rcStrict != VINF_SUCCESS)
{
Log(("iomInterpretCheckPortIOAccess: Port=%RTiop cb=%d GCPtrTss=%RGv %Rrc\n",
Port, cb, GCPtrTss, VBOXSTRICTRC_VAL(rcStrict)));
return rcStrict;
}
/*
* Check the limit and read the two bitmap bytes.
*/
uint32_t offTss = offIOPB + (Port >> 3);
if (offTss + 1 >= cbTss)
{
Log(("iomInterpretCheckPortIOAccess: Port=%RTiop cb=%d offTss=%#x cbTss=%#x -> #GP(0)\n",
Port, cb, offTss, cbTss));
return TRPMRaiseXcptErr(pVCpu, pCtxCore, X86_XCPT_GP, 0);
}
uint16_t u16;
rcStrict = PGMPhysInterpretedRead(pVCpu, pCtxCore, &u16, GCPtrTss + offTss, sizeof(u16));
if (rcStrict != VINF_SUCCESS)
{
Log(("iomInterpretCheckPortIOAccess: Port=%RTiop cb=%d GCPtrTss=%RGv offTss=%#x -> %Rrc\n",
Port, cb, GCPtrTss, offTss, VBOXSTRICTRC_VAL(rcStrict)));
return rcStrict;
}
/*
* All the bits must be clear.
*/
if ((u16 >> (Port & 7)) & ((1 << cb) - 1))
{
Log(("iomInterpretCheckPortIOAccess: Port=%RTiop cb=%d u16=%#x -> #GP(0)\n",
Port, cb, u16, offTss));
return TRPMRaiseXcptErr(pVCpu, pCtxCore, X86_XCPT_GP, 0);
}
LogFlow(("iomInterpretCheckPortIOAccess: Port=%RTiop cb=%d offTss=%#x cbTss=%#x u16=%#x -> OK\n",
Port, cb, u16, offTss, cbTss));
}
return VINF_SUCCESS;
}
/**
* IN <AL|AX|EAX>, <DX|imm16>
*
* @returns Strict VBox status code. Informational status codes other than the one documented
* here are to be treated as internal failure. Use IOM_SUCCESS() to check for success.
* @retval VINF_SUCCESS Success.
* @retval VINF_EM_FIRST-VINF_EM_LAST Success with some exceptions (see IOM_SUCCESS()), the
* status code must be passed on to EM.
* @retval VINF_IOM_HC_IOPORT_READ Defer the read to ring-3. (R0/GC only)
* @retval VINF_EM_RAW_GUEST_TRAP The exception was left pending. (TRPMRaiseXcptErr)
* @retval VINF_TRPM_XCPT_DISPATCHED The exception was raised and dispatched for raw-mode execution. (TRPMRaiseXcptErr)
* @retval VINF_EM_RESCHEDULE_REM The exception was dispatched and cannot be executed in raw-mode. (TRPMRaiseXcptErr)
*
* @param pVM The virtual machine (GC pointer ofcourse).
* @param pRegFrame Pointer to CPUMCTXCORE guest registers structure.
* @param pCpu Disassembler CPU state.
*/
VMMDECL(VBOXSTRICTRC) IOMInterpretIN(PVM pVM, PCPUMCTXCORE pRegFrame, PDISCPUSTATE pCpu)
{
#ifdef IN_RC
STAM_COUNTER_INC(&pVM->iom.s.StatInstIn);
#endif
/*
* Get port number from second parameter.
* And get the register size from the first parameter.
*/
uint64_t uPort = 0;
unsigned cbSize = 0;
bool fRc = iomGetRegImmData(pCpu, &pCpu->param2, pRegFrame, &uPort, &cbSize);
AssertMsg(fRc, ("Failed to get reg/imm port number!\n")); NOREF(fRc);
cbSize = DISGetParamSize(pCpu, &pCpu->param1);
Assert(cbSize > 0);
VBOXSTRICTRC rcStrict = IOMInterpretCheckPortIOAccess(pVM, pRegFrame, uPort, cbSize);
if (rcStrict == VINF_SUCCESS)
{
/*
* Attemp to read the port.
*/
uint32_t u32Data = UINT32_C(0xffffffff);
rcStrict = IOMIOPortRead(pVM, uPort, &u32Data, cbSize);
if (IOM_SUCCESS(rcStrict))
{
/*
* Store the result in the AL|AX|EAX register.
*/
fRc = iomSaveDataToReg(pCpu, &pCpu->param1, pRegFrame, u32Data);
AssertMsg(fRc, ("Failed to store register value!\n")); NOREF(fRc);
}
else
AssertMsg(rcStrict == VINF_IOM_HC_IOPORT_READ || RT_FAILURE(rcStrict), ("%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
}
else
AssertMsg(rcStrict == VINF_EM_RAW_GUEST_TRAP || rcStrict == VINF_TRPM_XCPT_DISPATCHED || rcStrict == VINF_TRPM_XCPT_DISPATCHED || RT_FAILURE(rcStrict), ("%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
return rcStrict;
}
/**
* OUT <DX|imm16>, <AL|AX|EAX>
*
* @returns Strict VBox status code. Informational status codes other than the one documented
* here are to be treated as internal failure. Use IOM_SUCCESS() to check for success.
* @retval VINF_SUCCESS Success.
* @retval VINF_EM_FIRST-VINF_EM_LAST Success with some exceptions (see IOM_SUCCESS()), the
* status code must be passed on to EM.
* @retval VINF_IOM_HC_IOPORT_WRITE Defer the write to ring-3. (R0/GC only)
* @retval VINF_EM_RAW_GUEST_TRAP The exception was left pending. (TRPMRaiseXcptErr)
* @retval VINF_TRPM_XCPT_DISPATCHED The exception was raised and dispatched for raw-mode execution. (TRPMRaiseXcptErr)
* @retval VINF_EM_RESCHEDULE_REM The exception was dispatched and cannot be executed in raw-mode. (TRPMRaiseXcptErr)
*
* @param pVM The virtual machine (GC pointer ofcourse).
* @param pRegFrame Pointer to CPUMCTXCORE guest registers structure.
* @param pCpu Disassembler CPU state.
*/
VMMDECL(VBOXSTRICTRC) IOMInterpretOUT(PVM pVM, PCPUMCTXCORE pRegFrame, PDISCPUSTATE pCpu)
{
#ifdef IN_RC
STAM_COUNTER_INC(&pVM->iom.s.StatInstOut);
#endif
/*
* Get port number from first parameter.
* And get the register size and value from the second parameter.
*/
uint64_t uPort = 0;
unsigned cbSize = 0;
bool fRc = iomGetRegImmData(pCpu, &pCpu->param1, pRegFrame, &uPort, &cbSize);
AssertMsg(fRc, ("Failed to get reg/imm port number!\n")); NOREF(fRc);
VBOXSTRICTRC rcStrict = IOMInterpretCheckPortIOAccess(pVM, pRegFrame, uPort, cbSize);
if (rcStrict == VINF_SUCCESS)
{
uint64_t u64Data = 0;
fRc = iomGetRegImmData(pCpu, &pCpu->param2, pRegFrame, &u64Data, &cbSize);
AssertMsg(fRc, ("Failed to get reg value!\n")); NOREF(fRc);
/*
* Attempt to write to the port.
*/
rcStrict = IOMIOPortWrite(pVM, uPort, u64Data, cbSize);
AssertMsg(rcStrict == VINF_SUCCESS || rcStrict == VINF_IOM_HC_IOPORT_WRITE || (rcStrict >= VINF_EM_FIRST && rcStrict <= VINF_EM_LAST) || RT_FAILURE(rcStrict), ("%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
}
else
AssertMsg(rcStrict == VINF_EM_RAW_GUEST_TRAP || rcStrict == VINF_TRPM_XCPT_DISPATCHED || rcStrict == VINF_TRPM_XCPT_DISPATCHED || RT_FAILURE(rcStrict), ("%Rrc\n", VBOXSTRICTRC_VAL(rcStrict)));
return rcStrict;
}
|