summaryrefslogtreecommitdiff
path: root/tests/expected
diff options
context:
space:
mode:
authorKarel Zak <kzak@redhat.com>2010-06-01 10:55:37 +0200
committerKarel Zak <kzak@redhat.com>2010-06-01 11:11:26 +0200
commit3d9c5ba7b850255a14fad0fd8e41a9c896432c71 (patch)
treefeee526e4eff1e0b9244aff5f346fd844ce82562 /tests/expected
parent68975d7eb182e3b08668d79cbcb68c365f101475 (diff)
downloadutil-linux-old-3d9c5ba7b850255a14fad0fd8e41a9c896432c71.tar.gz
tests: add lscpu dump from Dell R710, 8-core Nehalem w/HT (RHEL 5.5)
Signed-off-by: Karel Zak <kzak@redhat.com>
Diffstat (limited to 'tests/expected')
-rw-r--r--tests/expected/lscpu/lscpu-x86_64-dellr71039
1 files changed, 39 insertions, 0 deletions
diff --git a/tests/expected/lscpu/lscpu-x86_64-dellr710 b/tests/expected/lscpu/lscpu-x86_64-dellr710
new file mode 100644
index 00000000..43679dc4
--- /dev/null
+++ b/tests/expected/lscpu/lscpu-x86_64-dellr710
@@ -0,0 +1,39 @@
+CPU op-mode(s): 32-bit, 64-bit
+CPU(s): 16
+Thread(s) per core: 2
+Core(s) per socket: 4
+CPU socket(s): 2
+NUMA node(s): 2
+Vendor ID: GenuineIntel
+CPU family: 6
+Model: 26
+Stepping: 5
+CPU MHz: 2527.073
+Virtualization: VT-x
+L1d cache: 32K
+L1i cache: 32K
+L2 cache: 256K
+L3 cache: 8192K
+NUMA node0 CPU(s): 0,2,4,6,8,10,12,14
+NUMA node1 CPU(s): 1,3,5,7,9,11,13,15
+
+# The following is the parsable format, which can be fed to other
+# programs. Each different item in every column has an unique ID
+# starting from zero.
+# CPU,Core,Socket,Node,,L1d,L1i,L2,L3
+0,0,0,0,,0,0,0,0
+1,1,1,1,,1,1,1,1
+2,2,0,0,,2,2,2,0
+3,3,1,1,,3,3,3,1
+4,4,0,0,,4,4,4,0
+5,5,1,1,,5,5,5,1
+6,6,0,0,,6,6,6,0
+7,7,1,1,,7,7,7,1
+8,0,0,0,,0,0,0,0
+9,1,1,1,,1,1,1,1
+10,2,0,0,,2,2,2,0
+11,3,1,1,,3,3,3,1
+12,4,0,0,,4,4,4,0
+13,5,1,1,,5,5,5,1
+14,6,0,0,,6,6,6,0
+15,7,1,1,,7,7,7,1